Timing Analyzer report for OV5640
Mon Apr 11 18:54:55 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 14. Slow 1200mV 85C Model Setup: 'CMOS1_PCLK'
 15. Slow 1200mV 85C Model Setup: 'CMOS2_PCLK'
 16. Slow 1200mV 85C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 19. Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'CMOS1_PCLK'
 24. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 25. Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
 26. Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
 27. Slow 1200mV 85C Model Hold: 'CMOS2_PCLK'
 28. Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Recovery: 'CMOS2_PCLK'
 31. Slow 1200mV 85C Model Recovery: 'CMOS1_PCLK'
 32. Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
 33. Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
 34. Slow 1200mV 85C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
 36. Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
 37. Slow 1200mV 85C Model Removal: 'CMOS2_PCLK'
 38. Slow 1200mV 85C Model Removal: 'CMOS1_PCLK'
 39. Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 85C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 85C Model Metastability Summary
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 50. Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 51. Slow 1200mV 0C Model Setup: 'CMOS1_PCLK'
 52. Slow 1200mV 0C Model Setup: 'CMOS2_PCLK'
 53. Slow 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 56. Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'CMOS1_PCLK'
 61. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 62. Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
 63. Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
 64. Slow 1200mV 0C Model Hold: 'CMOS2_PCLK'
 65. Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 67. Slow 1200mV 0C Model Recovery: 'CMOS2_PCLK'
 68. Slow 1200mV 0C Model Recovery: 'CMOS1_PCLK'
 69. Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
 70. Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
 71. Slow 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
 73. Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
 74. Slow 1200mV 0C Model Removal: 'CMOS2_PCLK'
 75. Slow 1200mV 0C Model Removal: 'CMOS1_PCLK'
 76. Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 78. Slow 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Metastability Summary
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 86. Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 87. Fast 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CMOS1_PCLK'
 89. Fast 1200mV 0C Model Setup: 'CMOS2_PCLK'
 90. Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 91. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 92. Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 94. Fast 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'CMOS1_PCLK'
 96. Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'CMOS2_PCLK'
 98. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 99. Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
100. Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
101. Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
103. Fast 1200mV 0C Model Recovery: 'CMOS2_PCLK'
104. Fast 1200mV 0C Model Recovery: 'CMOS1_PCLK'
105. Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
106. Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
107. Fast 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
109. Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
110. Fast 1200mV 0C Model Removal: 'CMOS1_PCLK'
111. Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Removal: 'CMOS2_PCLK'
113. Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
114. Fast 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Metastability Summary
116. Multicorner Timing Analysis Summary
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths Summary
129. Clock Status Summary
130. Unconstrained Input Ports
131. Unconstrained Output Ports
132. Unconstrained Input Ports
133. Unconstrained Output Ports
134. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; OV5640                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processor 3            ;   5.5%      ;
;     Processor 4            ;   4.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                         ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; CLOCK_50                                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK_50 }                                                                     ;
; CMOS1_PCLK                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CMOS1_PCLK }                                                                   ;
; CMOS2_PCLK                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CMOS2_PCLK }                                                                   ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { cmos2_reg_config:cmos_config_1|clock_20k }                                     ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { cmos2_reg_config:cmos_config_2|clock_20k }                                     ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; 39.716 ; 25.18 MHz  ; 0.000  ; 19.858 ; 50.00      ; 280       ; 141         ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]                       ; { u_clok_pll|altpll_component|auto_generated|pll1|clk[0] }                       ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; 41.702 ; 23.98 MHz  ; 0.000  ; 20.851 ; 50.00      ; 98        ; 47          ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]                       ; { u_clok_pll|altpll_component|auto_generated|pll1|clk[1] }                       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 101.61 MHz ; 101.61 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;      ;
; 118.26 MHz ; 118.26 MHz      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 151.54 MHz ; 151.54 MHz      ; CLOCK_50                                                                     ;      ;
; 171.29 MHz ; 171.29 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;      ;
; 174.06 MHz ; 174.06 MHz      ; cmos2_reg_config:cmos_config_1|clock_20k                                     ;      ;
; 185.91 MHz ; 185.91 MHz      ; cmos2_reg_config:cmos_config_2|clock_20k                                     ;      ;
; 210.3 MHz  ; 210.3 MHz       ; CMOS1_PCLK                                                                   ;      ;
; 216.64 MHz ; 216.64 MHz      ; CMOS2_PCLK                                                                   ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -4.745 ; -169.195      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.379 ; -168.819      ;
; CMOS1_PCLK                                                                   ; -3.755 ; -201.234      ;
; CMOS2_PCLK                                                                   ; -3.616 ; -182.333      ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.203 ; -2.203        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.265  ; 0.000         ;
; CLOCK_50                                                                     ; 13.401 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 29.874 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.061 ; -2.122        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.396  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.432  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.434  ; 0.000         ;
; CLOCK_50                                                                     ; 0.453  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.453  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.453  ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.479  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -4.860 ; -810.451      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -3.400 ; -53.586       ;
; CMOS2_PCLK                                                                   ; -3.200 ; -201.443      ;
; CMOS1_PCLK                                                                   ; -2.823 ; -219.571      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -0.592 ; -10.365       ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -0.352 ; -7.563        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.308  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.641 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.686 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 1.396 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 1.722 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 1.946 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 2.257 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.781 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS1_PCLK                                                                   ; -3.201 ; -184.164      ;
; CMOS2_PCLK                                                                   ; -3.201 ; -184.164      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.487 ; -68.402       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.487 ; -68.402       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.687  ; 0.000         ;
; CLOCK_50                                                                     ; 9.783  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.549 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.559 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                           ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.745 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.657      ;
; -4.738 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.650      ;
; -4.735 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.646      ;
; -4.704 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.625      ;
; -4.704 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.625      ;
; -4.702 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.623      ;
; -4.702 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.623      ;
; -4.687 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.599      ;
; -4.680 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.601      ;
; -4.680 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.601      ;
; -4.645 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.566      ;
; -4.638 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.554      ;
; -4.638 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.554      ;
; -4.638 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.554      ;
; -4.638 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.554      ;
; -4.638 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.554      ;
; -4.547 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.459      ;
; -4.540 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.452      ;
; -4.537 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.448      ;
; -4.506 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.427      ;
; -4.506 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.427      ;
; -4.504 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.425      ;
; -4.504 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.425      ;
; -4.489 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.401      ;
; -4.486 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.398      ;
; -4.482 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.403      ;
; -4.482 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.403      ;
; -4.479 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.391      ;
; -4.476 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.387      ;
; -4.447 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.368      ;
; -4.445 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.366      ;
; -4.445 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.366      ;
; -4.443 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.364      ;
; -4.443 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.364      ;
; -4.440 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.356      ;
; -4.440 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.356      ;
; -4.440 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.356      ;
; -4.440 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.356      ;
; -4.440 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.356      ;
; -4.429 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.350      ;
; -4.429 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.350      ;
; -4.428 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.340      ;
; -4.421 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.342      ;
; -4.421 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.342      ;
; -4.392 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.312      ;
; -4.387 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.091     ; 5.297      ;
; -4.386 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.307      ;
; -4.379 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.295      ;
; -4.379 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.295      ;
; -4.379 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.295      ;
; -4.379 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.295      ;
; -4.379 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.295      ;
; -4.372 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.292      ;
; -4.372 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.292      ;
; -4.231 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.152      ;
; -4.231 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.152      ;
; -4.228 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[8]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 5.146      ;
; -4.200 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.121      ;
; -4.194 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.114      ;
; -4.193 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.105      ;
; -4.189 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.091     ; 5.099      ;
; -4.187 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.099      ;
; -4.186 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.098      ;
; -4.184 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.096      ;
; -4.183 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.094      ;
; -4.180 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.092      ;
; -4.177 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.088      ;
; -4.177 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.089      ;
; -4.174 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.094      ;
; -4.174 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.094      ;
; -4.174 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.090     ; 5.085      ;
; -4.170 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.091      ;
; -4.170 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.091      ;
; -4.152 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.073      ;
; -4.152 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.073      ;
; -4.150 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.071      ;
; -4.150 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.071      ;
; -4.146 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.067      ;
; -4.146 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.067      ;
; -4.144 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.065      ;
; -4.143 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.064      ;
; -4.143 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.064      ;
; -4.141 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.062      ;
; -4.141 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.062      ;
; -4.135 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.047      ;
; -4.133 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.053      ;
; -4.129 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.041      ;
; -4.128 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.049      ;
; -4.128 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.049      ;
; -4.128 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.091     ; 5.038      ;
; -4.126 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.089     ; 5.038      ;
; -4.122 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.043      ;
; -4.122 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.043      ;
; -4.119 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.040      ;
; -4.119 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.040      ;
; -4.113 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.033      ;
; -4.113 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.033      ;
; -4.093 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.014      ;
; -4.087 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 5.008      ;
; -4.086 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 5.002      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                             ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.379 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 5.284      ;
; -4.379 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 5.284      ;
; -4.314 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 5.229      ;
; -4.283 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.090     ; 5.194      ;
; -4.280 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.092     ; 5.189      ;
; -4.248 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 5.166      ;
; -4.248 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 5.166      ;
; -4.248 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 5.166      ;
; -4.230 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 5.149      ;
; -4.210 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 5.130      ;
; -4.198 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 5.116      ;
; -4.188 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 5.107      ;
; -4.089 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 5.009      ;
; -4.083 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.988      ;
; -4.083 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.988      ;
; -4.018 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.933      ;
; -3.987 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.090     ; 4.898      ;
; -3.986 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.910      ;
; -3.984 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.092     ; 4.893      ;
; -3.980 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.892      ;
; -3.980 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.892      ;
; -3.980 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.892      ;
; -3.980 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.892      ;
; -3.980 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.892      ;
; -3.968 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.886      ;
; -3.968 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.886      ;
; -3.961 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.881      ;
; -3.956 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.861      ;
; -3.956 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.861      ;
; -3.952 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.870      ;
; -3.952 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.870      ;
; -3.952 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.870      ;
; -3.950 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.873      ;
; -3.934 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.853      ;
; -3.928 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.846      ;
; -3.922 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.841      ;
; -3.912 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.829      ;
; -3.892 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.811      ;
; -3.891 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.806      ;
; -3.860 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.090     ; 4.771      ;
; -3.857 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.092     ; 4.766      ;
; -3.827 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.747      ;
; -3.826 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.731      ;
; -3.825 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.743      ;
; -3.825 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.743      ;
; -3.825 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.743      ;
; -3.807 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.726      ;
; -3.802 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.720      ;
; -3.794 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.094     ; 4.701      ;
; -3.793 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.715      ;
; -3.787 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.707      ;
; -3.787 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.707      ;
; -3.775 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.693      ;
; -3.765 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.684      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.094     ; 4.663      ;
; -3.742 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.662      ;
; -3.742 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.660      ;
; -3.734 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.654      ;
; -3.728 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.648      ;
; -3.720 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.637      ;
; -3.715 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.633      ;
; -3.712 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.630      ;
; -3.691 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.608      ;
; -3.690 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.614      ;
; -3.689 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.606      ;
; -3.684 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.596      ;
; -3.684 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.596      ;
; -3.684 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.596      ;
; -3.684 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.596      ;
; -3.684 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.596      ;
; -3.683 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.601      ;
; -3.681 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.602      ;
; -3.672 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.590      ;
; -3.660 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.088     ; 4.573      ;
; -3.657 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.090     ; 4.568      ;
; -3.654 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.577      ;
; -3.646 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.551      ;
; -3.640 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.557      ;
; -3.637 ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.553      ;
; -3.626 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.545      ;
; -3.625 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.545      ;
; -3.625 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.545      ;
; -3.617 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.522      ;
; -3.617 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.096     ; 4.522      ;
; -3.602 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.522      ;
; -3.596 ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.513      ;
; -3.581 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.496      ;
; -3.565 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.486      ;
; -3.563 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.487      ;
; -3.562 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.081     ; 4.482      ;
; -3.557 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.469      ;
; -3.557 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.469      ;
; -3.557 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.469      ;
; -3.557 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.469      ;
; -3.557 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.089     ; 4.469      ;
; -3.552 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.467      ;
; -3.550 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.090     ; 4.461      ;
; -3.547 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.092     ; 4.456      ;
; -3.545 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.464      ;
; -3.545 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[2]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.464      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.755 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 5.027      ;
; -3.754 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 5.026      ;
; -3.754 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 5.026      ;
; -3.739 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 5.011      ;
; -3.730 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.626      ;
; -3.729 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.625      ;
; -3.729 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.625      ;
; -3.720 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.616      ;
; -3.719 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.615      ;
; -3.719 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.615      ;
; -3.714 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.610      ;
; -3.714 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.610      ;
; -3.713 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.609      ;
; -3.713 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.609      ;
; -3.704 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.600      ;
; -3.703 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.599      ;
; -3.702 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.598      ;
; -3.702 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.598      ;
; -3.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.594      ;
; -3.687 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.583      ;
; -3.685 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.998      ;
; -3.684 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.997      ;
; -3.684 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.997      ;
; -3.669 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.982      ;
; -3.634 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.906      ;
; -3.633 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.905      ;
; -3.633 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.905      ;
; -3.618 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.890      ;
; -3.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.536      ;
; -3.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.536      ;
; -3.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.536      ;
; -3.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.536      ;
; -3.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.536      ;
; -3.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.135      ;
; -3.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.135      ;
; -3.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.135      ;
; -3.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.135      ;
; -3.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.135      ;
; -3.556 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.125      ;
; -3.556 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.125      ;
; -3.556 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.125      ;
; -3.556 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.125      ;
; -3.556 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.125      ;
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.119      ;
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.119      ;
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.119      ;
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.119      ;
; -3.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.119      ;
; -3.548 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.861      ;
; -3.547 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.860      ;
; -3.547 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.860      ;
; -3.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.108      ;
; -3.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.108      ;
; -3.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.108      ;
; -3.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.108      ;
; -3.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.452     ; 4.108      ;
; -3.532 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.292      ; 4.845      ;
; -3.522 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.164      ; 4.707      ;
; -3.509 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.507      ;
; -3.509 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.507      ;
; -3.509 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.507      ;
; -3.509 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.507      ;
; -3.509 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.507      ;
; -3.497 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.306      ;
; -3.487 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.296      ;
; -3.481 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.290      ;
; -3.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.279      ;
; -3.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.205      ; 4.678      ;
; -3.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.415      ;
; -3.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.415      ;
; -3.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.415      ;
; -3.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.415      ;
; -3.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.054     ; 4.415      ;
; -3.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.164      ; 4.586      ;
; -3.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.656      ;
; -3.383 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.655      ;
; -3.383 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.655      ;
; -3.376 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.164      ; 4.561      ;
; -3.372 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.370      ;
; -3.372 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.370      ;
; -3.372 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.370      ;
; -3.372 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.370      ;
; -3.372 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.023     ; 4.370      ;
; -3.368 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.251      ; 4.640      ;
; -3.360 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.256      ;
; -3.359 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.255      ;
; -3.359 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.255      ;
; -3.351 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.160      ;
; -3.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.240      ;
; -3.341 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.150      ;
; -3.338 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.234      ;
; -3.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.233      ;
; -3.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.125     ; 4.233      ;
; -3.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.212     ; 4.144      ;
; -3.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.090     ; 4.265      ;
; -3.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.090     ; 4.265      ;
; -3.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.090     ; 4.264      ;
; -3.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.090     ; 4.264      ;
; -3.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.090     ; 4.264      ;
; -3.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.090     ; 4.264      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.616 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.572      ;
; -3.615 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.571      ;
; -3.614 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.570      ;
; -3.528 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.408      ;
; -3.527 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.407      ;
; -3.526 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.406      ;
; -3.515 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.395      ;
; -3.514 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.394      ;
; -3.513 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.393      ;
; -3.478 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.358      ;
; -3.477 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.357      ;
; -3.476 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.356      ;
; -3.472 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.352      ;
; -3.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.351      ;
; -3.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.350      ;
; -3.429 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.026      ; 4.523      ;
; -3.429 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.026      ; 4.523      ;
; -3.428 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.033      ; 4.529      ;
; -3.420 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.392      ;
; -3.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.391      ;
; -3.418 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.390      ;
; -3.412 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.053      ; 4.533      ;
; -3.412 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.053      ; 4.533      ;
; -3.411 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.060      ; 4.539      ;
; -3.341 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 4.258      ;
; -3.341 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 4.258      ;
; -3.341 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 4.258      ;
; -3.327 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.359      ;
; -3.327 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.359      ;
; -3.326 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 4.365      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.346      ;
; -3.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.346      ;
; -3.313 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 4.352      ;
; -3.310 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.369      ;
; -3.310 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.369      ;
; -3.309 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.002     ; 4.375      ;
; -3.297 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.356      ;
; -3.297 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.356      ;
; -3.296 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.002     ; 4.362      ;
; -3.277 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.309      ;
; -3.277 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.309      ;
; -3.276 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 4.315      ;
; -3.272 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.228      ;
; -3.271 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.303      ;
; -3.271 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.303      ;
; -3.271 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.227      ;
; -3.270 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 4.309      ;
; -3.270 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.226      ;
; -3.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.192      ; 4.529      ;
; -3.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.192      ; 4.529      ;
; -3.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.199      ; 4.535      ;
; -3.260 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.319      ;
; -3.260 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.319      ;
; -3.259 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.002     ; 4.325      ;
; -3.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.313      ;
; -3.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.009     ; 4.313      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.094      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.094      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.094      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.002     ; 4.319      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.053     ; 4.210      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.053     ; 4.210      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.053     ; 4.210      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.053     ; 4.210      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.053     ; 4.210      ;
; -3.241 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.197      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.081      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.081      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.081      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.196      ;
; -3.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.195      ;
; -3.216 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.188      ;
; -3.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.187      ;
; -3.214 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.186      ;
; -3.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.182      ;
; -3.209 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.181      ;
; -3.208 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.180      ;
; -3.203 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.044      ;
; -3.203 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.044      ;
; -3.203 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.044      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.046      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.046      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.046      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.046      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.046      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.075      ; 4.343      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.075      ; 4.343      ;
; -3.199 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.082      ; 4.349      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.038      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.038      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.180     ; 4.038      ;
; -3.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.104     ; 4.110      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.033      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.033      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.033      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.033      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 4.033      ;
; -3.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.143      ;
; -3.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.141      ;
; -3.183 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.141     ; 4.063      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.203 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -1.270     ; 0.908      ;
; 1.544  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.361      ;
; 1.646  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.265      ;
; 1.668  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.238      ;
; 1.676  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 8.226      ;
; 1.680  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.225      ;
; 1.703  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.201      ;
; 1.742  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 8.136      ;
; 1.805  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.105      ;
; 1.814  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.092      ;
; 1.821  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.105      ;
; 1.827  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.078      ;
; 1.829  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.067      ;
; 1.829  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.081      ;
; 1.835  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 8.066      ;
; 1.839  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.065      ;
; 1.864  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.031      ;
; 1.866  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.038      ;
; 1.867  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.037      ;
; 1.868  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.038      ;
; 1.882  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 8.022      ;
; 1.883  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.022      ;
; 1.884  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 8.022      ;
; 1.900  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.996      ;
; 1.901  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 7.976      ;
; 1.904  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.004      ;
; 1.922  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.974      ;
; 1.923  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.972      ;
; 1.929  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.967      ;
; 1.939  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.954      ;
; 1.942  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.962      ;
; 1.945  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.951      ;
; 1.949  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.969      ;
; 1.957  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.945      ;
; 1.958  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.945      ;
; 1.968  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.942      ;
; 1.969  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.941      ;
; 1.973  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.923      ;
; 1.973  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.932      ;
; 1.975  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.956      ;
; 1.976  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.946      ;
; 1.979  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.929      ;
; 1.980  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.945      ;
; 1.980  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.915      ;
; 1.983  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.934      ;
; 1.985  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.923      ;
; 1.990  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.915      ;
; 1.991  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.914      ;
; 1.994  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.914      ;
; 1.998  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.903      ;
; 1.998  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.895      ;
; 1.999  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.902      ;
; 2.002  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.902      ;
; 2.003  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.901      ;
; 2.007  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.899      ;
; 2.011  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.910      ;
; 2.017  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.885      ;
; 2.021  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.901      ;
; 2.022  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.873      ;
; 2.025  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.879      ;
; 2.026  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.878      ;
; 2.027  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.878      ;
; 2.042  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.880      ;
; 2.043  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.862      ;
; 2.047  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.874      ;
; 2.048  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.847      ;
; 2.055  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.838      ;
; 2.058  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.857      ;
; 2.059  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.836      ;
; 2.064  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 7.813      ;
; 2.065  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 7.812      ;
; 2.067  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.838      ;
; 2.067  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.828      ;
; 2.068  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.854      ;
; 2.074  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.827      ;
; 2.081  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.833      ;
; 2.086  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.833      ;
; 2.087  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.827      ;
; 2.096  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.818      ;
; 2.097  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.799      ;
; 2.103  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.818      ;
; 2.103  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.806      ;
; 2.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.789      ;
; 2.109  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.800      ;
; 2.111  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.794      ;
; 2.115  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.793      ;
; 2.117  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.788      ;
; 2.118  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.791      ;
; 2.121  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.775      ;
; 2.121  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.787      ;
; 2.122  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.797      ;
; 2.126  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.779      ;
; 2.127  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.783      ;
; 2.127  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.790      ;
; 2.128  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 7.782      ;
; 2.130  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.778      ;
; 2.132  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.763      ;
; 2.133  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.773      ;
; 2.135  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.760      ;
; 2.136  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.769      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.265  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.909      ; 0.858      ;
; 0.265  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.909      ; 0.858      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.909      ; 0.815      ;
; 0.308  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.909      ; 0.815      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.864 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 5.260      ;
; 35.919 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 5.206      ;
; 35.919 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 5.206      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 36.342 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 5.260      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.003 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 4.121      ;
; 37.058 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.067      ;
; 37.058 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.067      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.247 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.877      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.253 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.871      ;
; 37.302 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.823      ;
; 37.302 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.823      ;
; 37.308 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.817      ;
; 37.308 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.817      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.437 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.687      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.470 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.654      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.481 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.121      ;
; 37.492 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.633      ;
; 37.492 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.633      ;
; 37.525 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.600      ;
; 37.525 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.600      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.650 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.579     ; 3.474      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.420      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.420      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.725 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.877      ;
; 37.731 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.871      ;
; 37.731 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.871      ;
; 37.731 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.871      ;
; 37.731 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.871      ;
; 37.731 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.871      ;
; 37.731 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.871      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                      ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.401 ; key:u_key|timer[3]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.513      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.461 ; key:u_key|timer[7]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.453      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.469 ; key:u_key|timer[8]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.445      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.579 ; key:u_key|timer[4]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.335      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.670 ; key:u_key|timer[5]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.244      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.698 ; key:u_key|timer[9]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.216      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.758 ; key:u_key|timer[16] ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.157      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.781 ; key:u_key|timer[1]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.133      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[17]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.792 ; key:u_key|timer[3]  ; key:u_key|timer[19]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.128      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
; 13.804 ; key:u_key|timer[6]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 6.110      ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 29.874 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.757      ;
; 30.237 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.653      ;
; 30.237 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.653      ;
; 30.237 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.653      ;
; 30.237 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.653      ;
; 30.259 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.256      ; 9.629      ;
; 30.259 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.256      ; 9.629      ;
; 30.259 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.256      ; 9.629      ;
; 30.259 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.256      ; 9.629      ;
; 30.269 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.621      ;
; 30.269 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.621      ;
; 30.269 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.621      ;
; 30.269 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.621      ;
; 30.290 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.341      ;
; 30.291 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.340      ;
; 30.311 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 9.319      ;
; 30.396 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.235      ;
; 30.396 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.235      ;
; 30.396 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.235      ;
; 30.396 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.235      ;
; 30.396 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.235      ;
; 30.461 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.380      ; 9.636      ;
; 30.462 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.380      ; 9.635      ;
; 30.463 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.380      ; 9.634      ;
; 30.478 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.380      ; 9.619      ;
; 30.526 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 9.105      ;
; 30.615 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.275      ;
; 30.615 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.275      ;
; 30.615 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.275      ;
; 30.615 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.258      ; 9.275      ;
; 30.674 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.215      ;
; 30.674 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.215      ;
; 30.674 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.215      ;
; 30.674 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.215      ;
; 30.696 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.255      ; 9.191      ;
; 30.696 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.255      ; 9.191      ;
; 30.696 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.255      ; 9.191      ;
; 30.696 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.255      ; 9.191      ;
; 30.706 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.183      ;
; 30.706 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.183      ;
; 30.706 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.183      ;
; 30.706 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 9.183      ;
; 30.727 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.903      ;
; 30.728 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.902      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.810 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 8.845      ;
; 30.833 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.797      ;
; 30.833 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.797      ;
; 30.833 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.797      ;
; 30.833 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.797      ;
; 30.833 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.797      ;
; 30.891 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.380      ; 9.206      ;
; 30.895 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.380      ; 9.202      ;
; 30.898 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.379      ; 9.198      ;
; 30.899 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.379      ; 9.197      ;
; 30.900 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.379      ; 9.196      ;
; 30.915 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.379      ; 9.181      ;
; 30.940 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 8.691      ;
; 30.963 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.667      ;
; 31.049 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.060     ; 8.608      ;
; 31.049 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.060     ; 8.608      ;
; 31.049 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.060     ; 8.608      ;
; 31.052 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 8.837      ;
; 31.052 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 8.837      ;
; 31.052 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 8.837      ;
; 31.052 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.257      ; 8.837      ;
; 31.142 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.265      ; 8.887      ;
; 31.144 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.263      ; 8.883      ;
; 31.157 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.265      ; 8.872      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.247 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 8.407      ;
; 31.265 ; color_bar:u_color_bar|active_y[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 8.366      ;
; 31.328 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.379      ; 8.768      ;
; 31.332 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.379      ; 8.764      ;
; 31.377 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.087     ; 8.253      ;
; 31.449 ; color_bar:u_color_bar|active_y[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 8.182      ;
; 31.453 ; color_bar:u_color_bar|active_y[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 8.178      ;
; 31.456 ; color_bar:u_color_bar|active_y[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 8.175      ;
; 31.486 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 8.170      ;
; 31.486 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 8.170      ;
; 31.486 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 8.170      ;
; 31.499 ; color_bar:u_color_bar|active_y[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.086     ; 8.132      ;
; 31.525 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.265      ; 8.504      ;
; 31.537 ; color_bar:u_color_bar|active_x[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.089     ; 8.091      ;
; 31.579 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.264      ; 8.449      ;
; 31.581 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.262      ; 8.445      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.061 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.758      ;
; -1.061 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.758      ;
; -1.034 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.785      ;
; -1.034 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.246      ; 0.785      ;
; 0.741  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.761  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.079      ;
; 1.096  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.410      ;
; 1.098  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.411      ;
; 1.104  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.417      ;
; 1.105  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.418      ;
; 1.105  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.418      ;
; 1.106  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.419      ;
; 1.113  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.426      ;
; 1.114  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.427      ;
; 1.114  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.427      ;
; 1.115  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.428      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.125  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.135  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.227  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.540      ;
; 1.227  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.540      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.541      ;
; 1.236  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.549      ;
; 1.236  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.549      ;
; 1.237  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.550      ;
; 1.244  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.557      ;
; 1.245  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.558      ;
; 1.246  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.559      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.542      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.566      ;
; 1.254  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.567      ;
; 1.255  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.568      ;
; 1.256  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.551      ;
; 1.266  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.560      ;
; 1.266  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.560      ;
; 1.275  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.569      ;
; 1.367  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.680      ;
; 1.367  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.680      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.689      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.689      ;
; 1.384  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.697      ;
; 1.385  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.698      ;
; 1.387  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.681      ;
; 1.388  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.682      ;
; 1.393  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.706      ;
; 1.394  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.707      ;
; 1.397  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.691      ;
; 1.406  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.700      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.412  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.203      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.499  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.290      ;
; 1.507  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.820      ;
; 1.516  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.829      ;
; 1.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.837      ;
; 1.528  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.822      ;
; 1.533  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.846      ;
; 1.604  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.396     ; 1.420      ;
; 1.606  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.397      ;
; 1.606  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.397      ;
; 1.606  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.397      ;
; 1.606  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 2.397      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.396 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.146      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[10]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.174      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.191      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.475 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.202      ;
; 0.476 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.203      ;
; 0.484 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.210      ;
; 0.484 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.213      ;
; 0.488 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.215      ;
; 0.492 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.222      ;
; 0.495 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.223      ;
; 0.499 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[1]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[8]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[7]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[7]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[6]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[6]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[0]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[10]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.432 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[2]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.172      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.450 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.191      ;
; 0.450 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.453 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:u_color_bar|active_x[0]                                                                                                                                                                     ; color_bar:u_color_bar|active_x[0]                                                                                                                                                                                               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; color_bar:u_color_bar|v_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.475 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.220      ;
; 0.475 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.221      ;
; 0.481 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.793      ;
; 0.481 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.794      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.483 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.249      ;
; 0.483 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.228      ;
; 0.483 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.229      ;
; 0.483 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.485 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.219      ;
; 0.485 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.220      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.489 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[4]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.212      ;
; 0.499 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.246      ;
; 0.501 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.247      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.506 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.241      ;
; 0.507 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.252      ;
; 0.507 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.253      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.254      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.255      ;
; 0.516 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.261      ;
; 0.516 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.261      ;
; 0.516 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.262      ;
; 0.516 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.262      ;
; 0.516 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[3]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.827      ;
; 0.528 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[2]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[2]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.535 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.563 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.213      ;
; 0.606 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.288      ;
; 0.625 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.634 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.316      ;
; 0.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.299      ;
; 0.653 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.661 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.343      ;
; 0.679 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.992      ;
; 0.682 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.994      ;
; 0.682 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.994      ;
; 0.696 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y1[15]                                                                                                                                                            ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[7]                                                                                                                                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.753      ; 1.441      ;
; 0.482 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.100      ; 0.794      ;
; 0.484 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.100      ; 0.796      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.100      ; 0.797      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.517 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.775      ; 1.546      ;
; 0.527 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.392      ; 1.173      ;
; 0.532 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.199      ; 0.943      ;
; 0.547 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.199      ; 0.958      ;
; 0.608 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.666      ; 1.528      ;
; 0.612 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.666      ; 1.532      ;
; 0.625 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.414      ; 1.293      ;
; 0.628 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.499      ; 1.339      ;
; 0.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.499      ; 1.346      ;
; 0.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.199      ; 1.047      ;
; 0.657 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.199      ; 1.068      ;
; 0.664 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.099      ; 0.975      ;
; 0.667 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.099      ; 0.978      ;
; 0.674 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.305      ; 1.233      ;
; 0.690 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.099      ; 1.001      ;
; 0.694 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.305      ; 1.253      ;
; 0.696 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.099      ; 1.007      ;
; 0.696 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.099      ; 1.007      ;
; 0.706 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.582      ;
; 0.708 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.305      ; 1.267      ;
; 0.724 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.238      ;
; 0.745 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.753      ; 1.752      ;
; 0.749 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.753      ; 1.756      ;
; 0.750 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.305      ; 1.309      ;
; 0.765 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.261      ; 1.280      ;
; 0.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.347      ; 1.372      ;
; 0.777 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.043      ;
; 0.777 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.043      ;
; 0.782 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.131      ; 1.167      ;
; 0.792 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.058      ;
; 0.792 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.058      ;
; 0.797 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.087      ; 1.138      ;
; 0.802 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.068      ;
; 0.803 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.069      ;
; 0.809 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.075      ;
; 0.812 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.078      ;
; 0.813 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.079      ;
; 0.817 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.499      ; 1.528      ;
; 0.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.087      ;
; 0.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.085      ;
; 0.821 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.087      ;
; 0.822 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.088      ;
; 0.827 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.392      ; 1.473      ;
; 0.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.095      ;
; 0.829 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.753      ; 1.836      ;
; 0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.097      ;
; 0.832 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.087      ; 1.173      ;
; 0.834 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.087      ; 1.175      ;
; 0.845 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.392      ; 1.491      ;
; 0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.499      ; 1.564      ;
; 0.855 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.259      ; 1.326      ;
; 0.855 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.392      ; 1.501      ;
; 0.864 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.775      ; 1.893      ;
; 0.865 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.027      ; 1.104      ;
; 0.868 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.775      ; 1.897      ;
; 0.872 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.347      ; 1.473      ;
; 0.877 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.775      ; 1.906      ;
; 0.912 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.666      ; 1.832      ;
; 0.913 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.305      ; 1.472      ;
; 0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.414      ; 1.604      ;
; 0.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.305      ; 1.496      ;
; 0.938 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.414      ; 1.606      ;
; 0.939 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.199      ; 1.350      ;
; 0.957 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 1.224      ;
; 0.964 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.369      ; 1.587      ;
; 0.971 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.847      ;
; 0.971 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.407      ; 1.590      ;
; 0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 1.208      ;
; 0.975 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.851      ;
; 0.980 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.205     ; 0.987      ;
; 0.987 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.108     ; 1.133      ;
; 0.998 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.414      ; 1.666      ;
; 1.002 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.108     ; 1.148      ;
; 1.006 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.407      ; 1.667      ;
; 1.009 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.275      ;
; 1.016 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.281      ;
; 1.023 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.666      ; 1.943      ;
; 1.025 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.108     ; 1.171      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.485 ; seg_dynamic:u_seg_dynamic|dot_disp                                    ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.777      ;
; 0.493 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.796      ;
; 0.506 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.798      ;
; 0.517 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.810      ;
; 0.521 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.813      ;
; 0.523 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.815      ;
; 0.525 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.819      ;
; 0.532 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.537 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.829      ;
; 0.540 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.832      ;
; 0.540 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.832      ;
; 0.541 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.833      ;
; 0.543 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.544 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.837      ;
; 0.546 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.839      ;
; 0.548 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.841      ;
; 0.550 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.843      ;
; 0.552 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.845      ;
; 0.561 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.853      ;
; 0.563 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.855      ;
; 0.645 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.939      ;
; 0.667 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.961      ;
; 0.679 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.971      ;
; 0.679 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.971      ;
; 0.679 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.971      ;
; 0.680 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.972      ;
; 0.680 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.972      ;
; 0.680 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.972      ;
; 0.681 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.973      ;
; 0.681 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.973      ;
; 0.684 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.977      ;
; 0.685 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.978      ;
; 0.686 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.979      ;
; 0.706 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.999      ;
; 0.709 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.002      ;
; 0.718 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.012      ;
; 0.720 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.012      ;
; 0.724 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.016      ;
; 0.726 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.020      ;
; 0.733 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.026      ;
; 0.733 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.025      ;
; 0.742 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.037      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 0.746      ;
; 0.510 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.803      ;
; 0.533 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.826      ;
; 0.641 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.934      ;
; 0.762 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.079      ; 1.053      ;
; 0.772 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.064      ;
; 0.775 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.068      ;
; 0.781 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.073      ;
; 0.788 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.081      ;
; 0.790 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.082      ;
; 0.794 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.087      ;
; 0.804 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.097      ;
; 0.805 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.098      ;
; 0.824 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.117      ;
; 0.833 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.126      ;
; 0.860 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.153      ;
; 0.910 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.201      ; 2.353      ;
; 1.048 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.342      ;
; 1.051 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.088      ; 1.351      ;
; 1.079 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.524      ;
; 1.079 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.524      ;
; 1.080 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.525      ;
; 1.082 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.516      ;
; 1.099 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.079      ; 1.390      ;
; 1.123 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.079      ; 1.414      ;
; 1.126 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.427      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.586      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.586      ;
; 1.144 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.436      ;
; 1.144 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.436      ;
; 1.149 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.442      ;
; 1.149 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.442      ;
; 1.153 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.445      ;
; 1.158 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.451      ;
; 1.158 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.451      ;
; 1.166 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.459      ;
; 1.170 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.463      ;
; 1.175 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.468      ;
; 1.179 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.472      ;
; 1.185 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.478      ;
; 1.188 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.481      ;
; 1.196 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.490      ;
; 1.196 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.490      ;
; 1.257 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.549      ;
; 1.259 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.700      ;
; 1.259 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.700      ;
; 1.259 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.700      ;
; 1.259 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.700      ;
; 1.259 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.700      ;
; 1.259 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.558      ;
; 1.268 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.560      ;
; 1.275 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.567      ;
; 1.280 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.726      ;
; 1.280 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.573      ;
; 1.284 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.576      ;
; 1.289 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.289 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.289 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.306 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.599      ;
; 1.310 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.603      ;
; 1.315 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.609      ;
; 1.315 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.608      ;
; 1.319 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.612      ;
; 1.319 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.612      ;
; 1.328 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.774      ;
; 1.328 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.774      ;
; 1.328 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.621      ;
; 1.328 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.621      ;
; 1.330 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.195      ; 2.767      ;
; 1.337 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.088      ; 1.637      ;
; 1.339 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.077      ; 1.628      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.787      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.787      ;
; 1.343 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.789      ;
; 1.343 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.204      ; 2.789      ;
; 1.356 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.650      ;
; 1.371 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.195      ; 2.808      ;
; 1.382 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.195      ; 2.819      ;
; 1.385 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.194      ; 2.821      ;
; 1.385 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.679      ;
; 1.387 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.681      ;
; 1.390 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.079      ; 1.681      ;
; 1.394 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.688      ;
; 1.397 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.689      ;
; 1.402 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.695      ;
; 1.406 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.698      ;
; 1.410 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.695      ;
; 1.420 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.713      ;
; 1.427 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.720      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.453 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.794      ;
; 0.517 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.811      ;
; 0.650 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.943      ;
; 0.693 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.986      ;
; 0.758 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.051      ;
; 0.768 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.061      ;
; 0.779 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.072      ;
; 0.794 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.088      ;
; 0.795 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.088      ;
; 0.803 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.097      ;
; 0.803 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.096      ;
; 0.804 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.097      ;
; 0.805 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.099      ;
; 0.808 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.101      ;
; 0.811 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.104      ;
; 0.819 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.112      ;
; 0.826 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.120      ;
; 0.827 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.121      ;
; 0.830 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.124      ;
; 0.995 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.289      ;
; 1.013 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.306      ;
; 1.081 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.136      ; 2.459      ;
; 1.097 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.138      ; 2.477      ;
; 1.098 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.143      ; 2.483      ;
; 1.109 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.076      ; 1.397      ;
; 1.128 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.137      ; 2.507      ;
; 1.128 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.137      ; 2.507      ;
; 1.132 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.425      ;
; 1.148 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.442      ;
; 1.154 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.131      ; 2.527      ;
; 1.154 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.131      ; 2.527      ;
; 1.154 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.131      ; 2.527      ;
; 1.154 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.131      ; 2.527      ;
; 1.154 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.131      ; 2.527      ;
; 1.156 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.449      ;
; 1.157 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.143      ; 2.542      ;
; 1.164 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.458      ;
; 1.166 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.460      ;
; 1.167 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.459      ;
; 1.174 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.467      ;
; 1.175 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.469      ;
; 1.181 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.475      ;
; 1.181 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.475      ;
; 1.182 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.475      ;
; 1.183 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.476      ;
; 1.191 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.485      ;
; 1.191 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.484      ;
; 1.200 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.494      ;
; 1.208 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.501      ;
; 1.248 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.541      ;
; 1.254 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.547      ;
; 1.279 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.573      ;
; 1.287 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.580      ;
; 1.296 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.589      ;
; 1.297 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.138      ; 2.677      ;
; 1.306 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.138      ; 2.686      ;
; 1.306 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.600      ;
; 1.307 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.593      ;
; 1.312 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.606      ;
; 1.312 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.606      ;
; 1.315 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.609      ;
; 1.321 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.615      ;
; 1.321 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.615      ;
; 1.322 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.615      ;
; 1.325 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.137      ; 2.704      ;
; 1.325 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.137      ; 2.704      ;
; 1.325 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.137      ; 2.704      ;
; 1.331 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.625      ;
; 1.331 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.624      ;
; 1.333 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.714      ;
; 1.334 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.715      ;
; 1.336 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.628      ;
; 1.343 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.086      ; 1.641      ;
; 1.349 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.642      ;
; 1.372 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.083      ; 1.667      ;
; 1.393 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.128      ; 2.763      ;
; 1.394 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.083      ; 1.689      ;
; 1.397 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.769      ;
; 1.417 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.134      ; 2.793      ;
; 1.425 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.711      ;
; 1.425 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.717      ;
; 1.426 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.720      ;
; 1.428 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.714      ;
; 1.429 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.721      ;
; 1.445 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.076      ; 1.733      ;
; 1.445 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.446 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.739      ;
; 1.446 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.740      ;
; 1.449 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.735      ;
; 1.449 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.735      ;
; 1.452 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.746      ;
; 1.452 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.746      ;
; 1.460 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.745      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.479 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.794      ;
; 0.479 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.794      ;
; 0.480 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.795      ;
; 0.480 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.103      ; 0.795      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.440      ; 1.196      ;
; 0.525 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 0.793      ;
; 0.527 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.440      ; 1.221      ;
; 0.533 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.236      ; 0.981      ;
; 0.543 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.440      ; 1.237      ;
; 0.555 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.236      ; 1.003      ;
; 0.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.025      ; 0.803      ;
; 0.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.381      ; 1.204      ;
; 0.573 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.381      ; 1.208      ;
; 0.603 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.381      ; 1.238      ;
; 0.605 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.381      ; 1.240      ;
; 0.612 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.392      ; 1.258      ;
; 0.644 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.104      ; 0.960      ;
; 0.651 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.104      ; 0.967      ;
; 0.651 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.392      ; 1.297      ;
; 0.654 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.104      ; 0.970      ;
; 0.678 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.236      ; 1.126      ;
; 0.694 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.104      ; 1.010      ;
; 0.701 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.104      ; 1.017      ;
; 0.706 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.025      ; 0.943      ;
; 0.735 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 1.236      ;
; 0.750 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.236      ; 1.198      ;
; 0.750 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.219      ; 1.223      ;
; 0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.104      ; 1.084      ;
; 0.772 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 1.273      ;
; 0.777 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.043      ;
; 0.777 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.043      ;
; 0.779 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.219      ; 1.252      ;
; 0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.052      ; 1.053      ;
; 0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.052      ; 1.054      ;
; 0.793 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.059      ;
; 0.796 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.062      ;
; 0.800 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.066      ;
; 0.802 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.068      ;
; 0.810 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.219      ; 1.283      ;
; 0.814 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.203      ; 1.229      ;
; 0.815 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.381      ; 1.450      ;
; 0.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.085      ;
; 0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.025      ; 1.075      ;
; 0.839 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.052      ; 1.103      ;
; 0.841 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.451      ; 1.546      ;
; 0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.133      ; 1.198      ;
; 0.857 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.451      ; 1.562      ;
; 0.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.141      ; 1.215      ;
; 0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.392      ; 1.509      ;
; 0.867 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.065      ; 1.144      ;
; 0.877 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.381      ; 1.512      ;
; 0.882 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.215      ; 1.309      ;
; 0.885 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.392      ; 1.531      ;
; 0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.123      ; 1.230      ;
; 0.910 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.217      ;
; 0.912 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.093      ; 1.217      ;
; 0.918 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.141      ; 1.271      ;
; 0.919 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.226      ;
; 0.922 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.053      ; 1.229      ;
; 0.923 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.089      ; 1.224      ;
; 0.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.392      ; 1.572      ;
; 0.934 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.392      ; 1.580      ;
; 0.943 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.141      ; 1.296      ;
; 0.973 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.235      ;
; 0.974 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.236      ;
; 0.974 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.236      ;
; 0.974 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.236      ;
; 0.980 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; -0.092     ; 1.142      ;
; 0.981 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.278      ; 1.513      ;
; 0.988 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.089      ; 1.289      ;
; 0.991 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.020      ; 1.253      ;
; 0.994 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.255      ;
; 0.999 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.265      ;
; 1.001 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.306      ; 1.561      ;
; 1.002 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.268      ;
; 1.002 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; -0.092     ; 1.164      ;
; 1.002 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.247      ; 1.503      ;
; 1.004 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.025      ; 1.241      ;
; 1.007 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.052      ; 1.271      ;
; 1.007 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.273      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.860 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.500      ;
; -4.860 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.500      ;
; -4.860 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.500      ;
; -4.860 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.500      ;
; -4.858 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.358     ; 3.496      ;
; -4.858 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.358     ; 3.496      ;
; -4.858 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.358     ; 3.496      ;
; -4.858 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.358     ; 3.496      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.857 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.356     ; 3.497      ;
; -4.772 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.349     ; 3.551      ;
; -4.770 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.351     ; 3.547      ;
; -4.769 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.349     ; 3.548      ;
; -4.769 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.349     ; 3.548      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.588 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.700     ; 2.969      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.585 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.676     ; 2.990      ;
; -4.584 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.674     ; 2.991      ;
; -4.584 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.674     ; 2.991      ;
; -4.584 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.674     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.148 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.238     ; 2.991      ;
; -4.144 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 3.000      ;
; -4.144 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 3.000      ;
; -4.144 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 3.000      ;
; -4.144 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 3.000      ;
; -4.144 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.225     ; 3.000      ;
; -4.143 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.234     ; 2.990      ;
; -4.143 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.234     ; 2.990      ;
; -4.143 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.234     ; 2.990      ;
; -4.143 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.234     ; 2.990      ;
; -4.143 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.234     ; 2.990      ;
; -4.143 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.234     ; 2.990      ;
; -4.109 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.189     ; 3.001      ;
; -4.109 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.189     ; 3.001      ;
; -4.109 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.189     ; 3.001      ;
; -4.109 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.189     ; 3.001      ;
; -4.108 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.191     ; 2.998      ;
; -4.108 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.191     ; 2.998      ;
; -4.108 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.191     ; 2.998      ;
; -4.108 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.191     ; 2.998      ;
; -3.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.652      ;
; -3.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.652      ;
; -3.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.652      ;
; -3.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.652      ;
; -3.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.650      ;
; -3.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.650      ;
; -3.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.650      ;
; -3.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.820      ; 4.650      ;
; -3.965 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.630      ;
; -3.965 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.630      ;
; -3.965 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.630      ;
; -3.965 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.630      ;
; -3.963 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.628      ;
; -3.963 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.628      ;
; -3.963 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.628      ;
; -3.963 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.819      ; 4.628      ;
; -3.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.577      ;
; -3.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.577      ;
; -3.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.577      ;
; -3.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.577      ;
; -3.920 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.575      ;
; -3.920 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.575      ;
; -3.920 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.575      ;
; -3.920 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.809      ; 4.575      ;
; -3.911 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.827      ; 4.716      ;
; -3.909 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.827      ; 4.714      ;
; -3.890 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.694      ;
; -3.888 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.692      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -3.400 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.687     ; 2.098      ;
; -3.400 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.687     ; 2.098      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -3.193 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.688     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
; -2.715 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.210     ; 1.890      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.200 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.029      ; 6.140      ;
; -3.200 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.029      ; 6.140      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.998 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.606      ;
; -2.889 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.029      ; 5.829      ;
; -2.889 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.029      ; 5.829      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.687 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.697      ; 6.295      ;
; -2.551 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 6.102      ;
; -2.551 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 6.102      ;
; -2.551 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 6.102      ;
; -2.551 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 6.102      ;
; -2.551 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 6.102      ;
; -2.519 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.666      ; 6.096      ;
; -2.519 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.667      ; 6.097      ;
; -2.519 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.667      ; 6.097      ;
; -2.519 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.667      ; 6.097      ;
; -2.508 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.679      ; 6.098      ;
; -2.495 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 6.110      ;
; -2.495 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 6.110      ;
; -2.495 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 6.110      ;
; -2.495 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 6.110      ;
; -2.495 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 6.110      ;
; -2.495 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 6.110      ;
; -2.469 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 6.118      ;
; -2.469 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 6.118      ;
; -2.469 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 6.118      ;
; -2.469 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 6.118      ;
; -2.469 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 6.118      ;
; -2.461 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.739      ; 6.111      ;
; -2.461 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.739      ; 6.111      ;
; -2.461 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.739      ; 6.111      ;
; -2.455 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.744      ; 6.110      ;
; -2.455 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.744      ; 6.110      ;
; -2.455 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.744      ; 6.110      ;
; -2.455 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.744      ; 6.110      ;
; -2.455 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.744      ; 6.110      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.767      ; 6.114      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.767      ; 6.114      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.767      ; 6.114      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.767      ; 6.114      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.767      ; 6.114      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.422 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.778      ; 6.111      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.400 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.803      ; 6.114      ;
; -2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 5.791      ;
; -2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 5.791      ;
; -2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 5.791      ;
; -2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 5.791      ;
; -2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.640      ; 5.791      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.666      ; 5.785      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.667      ; 5.786      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.667      ; 5.786      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.667      ; 5.786      ;
; -2.197 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.679      ; 5.787      ;
; -2.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 5.799      ;
; -2.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 5.799      ;
; -2.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 5.799      ;
; -2.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 5.799      ;
; -2.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 5.799      ;
; -2.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.704      ; 5.799      ;
; -2.158 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 5.807      ;
; -2.158 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 5.807      ;
; -2.158 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 5.807      ;
; -2.158 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 5.807      ;
; -2.158 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.738      ; 5.807      ;
; -2.150 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.739      ; 5.800      ;
; -2.150 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.739      ; 5.800      ;
; -2.150 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.739      ; 5.800      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.823 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 6.059      ;
; -2.808 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 6.059      ;
; -2.808 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 6.059      ;
; -2.808 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 6.059      ;
; -2.808 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 6.059      ;
; -2.808 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 6.059      ;
; -2.808 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 6.059      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.745 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.596      ;
; -2.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.596      ;
; -2.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.596      ;
; -2.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.596      ;
; -2.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.596      ;
; -2.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.596      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.325      ; 5.764      ;
; -2.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.764      ;
; -2.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.764      ;
; -2.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.764      ;
; -2.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.764      ;
; -2.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.764      ;
; -2.513 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.340      ; 5.764      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.450 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.940      ; 5.301      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.441 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.595      ;
; -2.411 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.301      ;
; -2.411 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.301      ;
; -2.411 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.301      ;
; -2.411 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.301      ;
; -2.411 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.979      ; 5.301      ;
; -2.406 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.083      ; 3.480      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.378 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.292      ; 5.581      ;
; -2.377 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.307      ; 5.595      ;
; -2.377 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.294      ; 5.582      ;
; -2.377 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.307      ; 5.595      ;
; -2.377 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.294      ; 5.582      ;
; -2.357 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.327      ; 5.595      ;
; -2.357 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.327      ; 5.595      ;
; -2.357 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.327      ; 5.595      ;
; -2.357 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.327      ; 5.595      ;
; -2.330 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.330      ; 5.571      ;
; -2.330 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.330      ; 5.571      ;
; -2.330 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.330      ; 5.571      ;
; -2.330 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.330      ; 5.571      ;
; -2.330 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.330      ; 5.571      ;
; -2.330 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.330      ; 5.571      ;
; -2.308 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.385      ; 5.604      ;
; -2.308 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.385      ; 5.604      ;
; -2.146 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.300      ;
; -2.146 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.300      ;
; -2.146 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.300      ;
; -2.146 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.300      ;
; -2.146 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.243      ; 5.300      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.592 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.874      ; 2.457      ;
; -0.417 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.274      ;
; -0.388 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.873      ; 2.252      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.378 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.871      ; 2.240      ;
; -0.363 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.220      ;
; -0.363 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.220      ;
; -0.363 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.220      ;
; -0.363 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.220      ;
; -0.363 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.220      ;
; -0.363 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.866      ; 2.220      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.352 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.925      ; 2.268      ;
; -0.352 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.925      ; 2.268      ;
; -0.343 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.932      ; 2.266      ;
; -0.343 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.932      ; 2.266      ;
; -0.343 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.932      ; 2.266      ;
; -0.343 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.932      ; 2.266      ;
; -0.343 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.932      ; 2.266      ;
; -0.329 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.926      ; 2.246      ;
; -0.329 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.926      ; 2.246      ;
; -0.329 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.926      ; 2.246      ;
; -0.329 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.926      ; 2.246      ;
; -0.329 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.926      ; 2.246      ;
; -0.329 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.926      ; 2.246      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.253      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
; -0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.936      ; 2.243      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.308 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.606      ;
; 3.308 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.606      ;
; 3.308 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.606      ;
; 3.308 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.606      ;
; 3.308 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.606      ;
; 3.493 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.653      ;
; 3.493 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.653      ;
; 3.493 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.653      ;
; 3.493 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.653      ;
; 3.508 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.640      ;
; 3.508 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.640      ;
; 3.508 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.640      ;
; 3.508 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.640      ;
; 3.521 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.639      ;
; 3.521 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.639      ;
; 3.521 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.639      ;
; 3.521 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.639      ;
; 3.537 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 6.638      ;
; 3.537 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 6.638      ;
; 3.537 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 6.638      ;
; 3.537 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 6.638      ;
; 3.568 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.237      ; 6.717      ;
; 3.583 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.239      ; 6.704      ;
; 3.596 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.251      ; 6.703      ;
; 3.612 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.266      ; 6.702      ;
; 3.619 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.295      ;
; 3.619 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.295      ;
; 3.619 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.295      ;
; 3.619 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.295      ;
; 3.619 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.295      ;
; 3.800 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.118      ;
; 3.800 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.118      ;
; 3.800 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.118      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.110      ;
; 3.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.342      ;
; 3.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.342      ;
; 3.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.342      ;
; 3.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 6.342      ;
; 3.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.329      ;
; 3.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.329      ;
; 3.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.329      ;
; 3.819 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 6.329      ;
; 3.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.328      ;
; 3.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.328      ;
; 3.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.328      ;
; 3.832 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 6.328      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.099      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.098      ;
; 3.842 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.097      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
; 3.844 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.096      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.641 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.086      ;
; 0.645 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.079      ;
; 0.645 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.079      ;
; 0.645 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.079      ;
; 0.645 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.079      ;
; 0.645 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.079      ;
; 0.645 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.192      ; 2.079      ;
; 0.654 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.203      ; 2.099      ;
; 0.658 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.099      ;
; 0.658 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.099      ;
; 0.658 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.099      ;
; 0.658 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.099      ;
; 0.658 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.199      ; 2.099      ;
; 0.671 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.191      ; 2.104      ;
; 0.671 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.191      ; 2.104      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.686 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.058      ;
; 0.686 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.058      ;
; 0.686 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.058      ;
; 0.686 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.058      ;
; 0.686 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.058      ;
; 0.686 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.058      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.135      ; 2.084      ;
; 0.727 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.137      ; 2.106      ;
; 0.745 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.130      ; 2.117      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
; 0.873 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.139      ; 2.254      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.396 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.184      ; 2.822      ;
; 1.434 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.146      ; 2.822      ;
; 1.434 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.146      ; 2.822      ;
; 1.434 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.146      ; 2.822      ;
; 1.434 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.146      ; 2.822      ;
; 1.500 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.079      ; 2.821      ;
; 1.500 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.079      ; 2.821      ;
; 1.500 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.079      ; 2.821      ;
; 1.500 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.079      ; 2.821      ;
; 1.515 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.062      ; 2.819      ;
; 1.537 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.042      ; 2.821      ;
; 1.537 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.042      ; 2.821      ;
; 1.537 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.042      ; 2.821      ;
; 1.537 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.042      ; 2.821      ;
; 1.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.990      ; 2.819      ;
; 1.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.990      ; 2.819      ;
; 1.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.990      ; 2.819      ;
; 1.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.990      ; 2.819      ;
; 1.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.990      ; 2.819      ;
; 1.587 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.990      ; 2.819      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.427      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.796 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.425      ;
; 1.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.326      ; 5.427      ;
; 1.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.326      ; 5.427      ;
; 1.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.326      ; 5.427      ;
; 1.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.326      ; 5.427      ;
; 1.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.326      ; 5.427      ;
; 1.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.302      ; 5.425      ;
; 1.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.302      ; 5.425      ;
; 1.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.302      ; 5.425      ;
; 1.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.302      ; 5.425      ;
; 1.831 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.302      ; 5.425      ;
; 1.837 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.425      ;
; 1.837 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.425      ;
; 1.837 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.425      ;
; 1.843 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.431      ;
; 1.843 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.431      ;
; 1.843 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.431      ;
; 1.843 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.431      ;
; 1.843 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.296      ; 5.431      ;
; 1.851 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.713      ; 2.806      ;
; 1.872 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.261      ; 5.425      ;
; 1.872 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.261      ; 5.425      ;
; 1.872 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.261      ; 5.425      ;
; 1.872 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.261      ; 5.425      ;
; 1.872 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.261      ; 5.425      ;
; 1.872 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.261      ; 5.425      ;
; 1.885 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.234      ; 5.411      ;
; 1.895 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.221      ; 5.408      ;
; 1.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.221      ; 5.409      ;
; 1.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.221      ; 5.409      ;
; 1.896 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.221      ; 5.409      ;
; 1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.194      ; 5.415      ;
; 1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.194      ; 5.415      ;
; 1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.194      ; 5.415      ;
; 1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.194      ; 5.415      ;
; 1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.194      ; 5.415      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.055 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.364      ; 5.711      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
; 2.080 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.337      ; 5.709      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.722 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.928      ; 4.942      ;
; 1.722 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.928      ; 4.942      ;
; 1.750 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 4.912      ;
; 1.750 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 4.912      ;
; 1.750 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 4.912      ;
; 1.750 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 4.912      ;
; 1.750 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 4.912      ;
; 1.750 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 4.912      ;
; 1.772 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 4.932      ;
; 1.772 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 4.932      ;
; 1.772 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 4.932      ;
; 1.772 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 4.932      ;
; 1.791 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.833      ; 4.916      ;
; 1.791 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.833      ; 4.916      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.792 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 4.915      ;
; 1.794 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.846      ; 4.932      ;
; 1.794 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.846      ; 4.932      ;
; 1.851 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.928      ; 5.071      ;
; 1.851 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.928      ; 5.071      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 4.932      ;
; 1.879 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.041      ;
; 1.879 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.041      ;
; 1.879 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.041      ;
; 1.879 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.041      ;
; 1.879 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.041      ;
; 1.879 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.041      ;
; 1.901 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 5.061      ;
; 1.901 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 5.061      ;
; 1.901 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 5.061      ;
; 1.901 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.868      ; 5.061      ;
; 1.903 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 2.831      ;
; 1.903 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 2.831      ;
; 1.903 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 2.831      ;
; 1.903 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 2.831      ;
; 1.903 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 2.831      ;
; 1.903 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.686      ; 2.831      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.917 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.665      ; 2.824      ;
; 1.920 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.833      ; 5.045      ;
; 1.920 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.833      ; 5.045      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.921 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.831      ; 5.044      ;
; 1.923 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.846      ; 5.061      ;
; 1.923 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.846      ; 5.061      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.954 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.628      ; 2.824      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 1.989 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.780      ; 5.061      ;
; 2.136 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.505      ; 4.933      ;
; 2.136 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.505      ; 4.933      ;
; 2.136 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.505      ; 4.933      ;
; 2.136 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.505      ; 4.933      ;
; 2.136 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.505      ; 4.933      ;
; 2.177 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.464      ; 4.933      ;
; 2.177 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.464      ; 4.933      ;
; 2.177 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.464      ; 4.933      ;
; 2.177 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.464      ; 4.933      ;
; 2.177 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.464      ; 4.933      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.946 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.523      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.948 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.525      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.563      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.563      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.563      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.563      ;
; 1.980 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.565      ;
; 1.980 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.565      ;
; 1.980 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.565      ;
; 1.980 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.267      ; 3.565      ;
; 1.982 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.559      ;
; 1.982 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.559      ;
; 1.982 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.559      ;
; 1.982 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.559      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.984 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.561      ;
; 1.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.563      ;
; 1.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.563      ;
; 1.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.563      ;
; 1.986 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.563      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[5]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.012 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.810     ; 1.460      ;
; 2.078 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.268      ; 3.664      ;
; 2.078 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.268      ; 3.664      ;
; 2.080 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.268      ; 3.666      ;
; 2.080 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.268      ; 3.666      ;
; 2.088 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.676      ;
; 2.088 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.676      ;
; 2.088 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.676      ;
; 2.090 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.678      ;
; 2.090 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.678      ;
; 2.090 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.678      ;
; 2.121 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.582      ; 4.063      ;
; 2.123 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.582      ; 4.065      ;
; 2.156 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.573      ; 4.089      ;
; 2.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.573      ; 4.091      ;
; 2.167 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.061      ;
; 2.167 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.061      ;
; 2.167 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.061      ;
; 2.167 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.061      ;
; 2.169 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.063      ;
; 2.169 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.063      ;
; 2.169 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.063      ;
; 2.169 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.577      ; 4.063      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.200 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.259      ; 3.777      ;
; 2.202 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.568      ; 4.087      ;
; 2.202 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.568      ; 4.087      ;
; 2.202 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.568      ; 4.087      ;
; 2.202 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.568      ; 4.087      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.257 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.787     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.754 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.766      ;
; 2.926 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.938      ;
; 2.926 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.284     ; 1.938      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.781 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.072      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.783 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.074      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.845 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.136      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.847 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.215      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 2.926 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.217      ;
; 3.241 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.523      ;
; 3.241 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.523      ;
; 3.241 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.523      ;
; 3.241 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.523      ;
; 3.241 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.523      ;
; 3.243 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.525      ;
; 3.243 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.525      ;
; 3.243 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.525      ;
; 3.243 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.525      ;
; 3.243 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.525      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.273 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.563      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
; 3.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.565      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 106.04 MHz ; 106.04 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;      ;
; 126.49 MHz ; 126.49 MHz      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.85 MHz ; 159.85 MHz      ; CLOCK_50                                                                     ;      ;
; 180.47 MHz ; 180.47 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;      ;
; 188.11 MHz ; 188.11 MHz      ; cmos2_reg_config:cmos_config_1|clock_20k                                     ;      ;
; 199.12 MHz ; 199.12 MHz      ; cmos2_reg_config:cmos_config_2|clock_20k                                     ;      ;
; 223.76 MHz ; 223.76 MHz      ; CMOS1_PCLK                                                                   ;      ;
; 229.94 MHz ; 229.94 MHz      ; CMOS2_PCLK                                                                   ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -4.316 ; -154.015      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.022 ; -154.808      ;
; CMOS1_PCLK                                                                   ; -3.469 ; -183.292      ;
; CMOS2_PCLK                                                                   ; -3.349 ; -165.703      ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.925 ; -1.925        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.318  ; 0.000         ;
; CLOCK_50                                                                     ; 13.744 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 30.286 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.043 ; -2.086        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.373  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.384  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.387  ; 0.000         ;
; CLOCK_50                                                                     ; 0.401  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.401  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.402  ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.430  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -4.360 ; -746.187      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -3.077 ; -47.894       ;
; CMOS2_PCLK                                                                   ; -3.033 ; -180.842      ;
; CMOS1_PCLK                                                                   ; -2.667 ; -199.713      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -0.462 ; -7.322        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -0.208 ; -4.222        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.713  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.479 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.531 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 1.121 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 1.579 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 1.789 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1.985 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.482 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS2_PCLK                                                                   ; -3.201 ; -184.743      ;
; CMOS1_PCLK                                                                   ; -3.201 ; -184.220      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.487 ; -68.790       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.487 ; -68.402       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.665  ; 0.000         ;
; CLOCK_50                                                                     ; 9.771  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.530 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.526 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.316 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.237      ;
; -4.316 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 5.236      ;
; -4.311 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.232      ;
; -4.299 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.229      ;
; -4.299 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.229      ;
; -4.296 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.226      ;
; -4.296 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.226      ;
; -4.283 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.213      ;
; -4.283 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.213      ;
; -4.269 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 5.189      ;
; -4.240 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.170      ;
; -4.239 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 5.167      ;
; -4.239 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 5.167      ;
; -4.239 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 5.167      ;
; -4.239 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 5.167      ;
; -4.239 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 5.167      ;
; -4.133 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.054      ;
; -4.133 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 5.053      ;
; -4.128 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.049      ;
; -4.116 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.046      ;
; -4.116 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.046      ;
; -4.113 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.043      ;
; -4.113 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.043      ;
; -4.100 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.030      ;
; -4.100 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 5.030      ;
; -4.086 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 5.006      ;
; -4.079 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 5.000      ;
; -4.079 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.999      ;
; -4.074 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.995      ;
; -4.062 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.992      ;
; -4.062 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.992      ;
; -4.059 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.989      ;
; -4.059 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.989      ;
; -4.057 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.987      ;
; -4.056 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.984      ;
; -4.056 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.984      ;
; -4.056 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.984      ;
; -4.056 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.984      ;
; -4.056 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.984      ;
; -4.046 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.976      ;
; -4.046 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.976      ;
; -4.032 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.952      ;
; -4.030 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.960      ;
; -4.030 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.960      ;
; -4.003 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.933      ;
; -4.002 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.930      ;
; -4.002 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.930      ;
; -4.002 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.930      ;
; -4.002 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.930      ;
; -4.002 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.930      ;
; -3.993 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.923      ;
; -3.988 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.917      ;
; -3.978 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.898      ;
; -3.965 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.894      ;
; -3.965 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.894      ;
; -3.847 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.777      ;
; -3.847 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.777      ;
; -3.836 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.757      ;
; -3.836 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.756      ;
; -3.833 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[8]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.763      ;
; -3.832 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.753      ;
; -3.832 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.752      ;
; -3.831 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.752      ;
; -3.827 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.748      ;
; -3.819 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.749      ;
; -3.819 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.749      ;
; -3.816 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.746      ;
; -3.816 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.746      ;
; -3.815 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.745      ;
; -3.813 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.734      ;
; -3.813 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.733      ;
; -3.812 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.742      ;
; -3.812 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.742      ;
; -3.808 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.729      ;
; -3.805 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.734      ;
; -3.803 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.733      ;
; -3.803 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.733      ;
; -3.799 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.729      ;
; -3.799 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.729      ;
; -3.796 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.726      ;
; -3.796 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.726      ;
; -3.795 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.715      ;
; -3.793 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.723      ;
; -3.793 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.723      ;
; -3.793 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.723      ;
; -3.793 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.723      ;
; -3.789 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.709      ;
; -3.785 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.705      ;
; -3.782 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.711      ;
; -3.782 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.711      ;
; -3.780 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.710      ;
; -3.766 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.686      ;
; -3.760 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.690      ;
; -3.759 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.687      ;
; -3.759 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.687      ;
; -3.759 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.687      ;
; -3.759 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.687      ;
; -3.759 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.074     ; 4.687      ;
; -3.756 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.686      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.022 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.937      ;
; -4.022 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.937      ;
; -3.956 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.880      ;
; -3.926 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.846      ;
; -3.923 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.840      ;
; -3.911 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.837      ;
; -3.911 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.837      ;
; -3.911 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.837      ;
; -3.896 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.826      ;
; -3.870 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.800      ;
; -3.857 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.786      ;
; -3.849 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.778      ;
; -3.755 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.670      ;
; -3.755 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.670      ;
; -3.750 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.680      ;
; -3.689 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.613      ;
; -3.678 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.607      ;
; -3.659 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.579      ;
; -3.656 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.587      ;
; -3.656 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.573      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.567      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.567      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.567      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.567      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.567      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.570      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.570      ;
; -3.644 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.570      ;
; -3.640 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.555      ;
; -3.640 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.555      ;
; -3.629 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.559      ;
; -3.628 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.556      ;
; -3.628 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.556      ;
; -3.619 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.549      ;
; -3.596 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.526      ;
; -3.590 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.519      ;
; -3.583 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.511      ;
; -3.582 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.511      ;
; -3.574 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.499      ;
; -3.574 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.498      ;
; -3.569 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.498      ;
; -3.561 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.493      ;
; -3.544 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.464      ;
; -3.541 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.458      ;
; -3.529 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.455      ;
; -3.529 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.455      ;
; -3.529 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.455      ;
; -3.517 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.447      ;
; -3.514 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.444      ;
; -3.509 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.438      ;
; -3.492 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.422      ;
; -3.488 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.418      ;
; -3.480 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.395      ;
; -3.475 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.404      ;
; -3.467 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.396      ;
; -3.461 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.379      ;
; -3.461 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.379      ;
; -3.460 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.069     ; 4.393      ;
; -3.435 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.361      ;
; -3.417 ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.078     ; 4.341      ;
; -3.404 ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.329      ;
; -3.395 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.075     ; 4.322      ;
; -3.392 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.322      ;
; -3.389 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.320      ;
; -3.387 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.317      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.300      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.300      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.300      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.300      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.300      ;
; -3.373 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.298      ;
; -3.366 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.291      ;
; -3.365 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.288      ;
; -3.363 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.291      ;
; -3.362 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.282      ;
; -3.361 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.289      ;
; -3.352 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.282      ;
; -3.350 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.279      ;
; -3.350 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.279      ;
; -3.345 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.069     ; 4.278      ;
; -3.336 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.264      ;
; -3.316 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.244      ;
; -3.316 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.241      ;
; -3.288 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.070     ; 4.220      ;
; -3.278 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.208      ;
; -3.276 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.191      ;
; -3.274 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.205      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.185      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.185      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.185      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.185      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.185      ;
; -3.262 ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.079     ; 4.185      ;
; -3.257 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.172      ;
; -3.257 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.172      ;
; -3.256 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.173      ;
; -3.254 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.180      ;
; -3.246 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.174      ;
; -3.245 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.174      ;
; -3.245 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[2]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.174      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.723      ;
; -3.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.723      ;
; -3.468 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.722      ;
; -3.456 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.710      ;
; -3.432 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.319      ;
; -3.432 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.319      ;
; -3.431 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.318      ;
; -3.424 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.311      ;
; -3.424 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.311      ;
; -3.423 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.310      ;
; -3.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.306      ;
; -3.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.306      ;
; -3.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.306      ;
; -3.418 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.305      ;
; -3.411 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.298      ;
; -3.408 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.295      ;
; -3.408 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.295      ;
; -3.407 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.294      ;
; -3.406 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.293      ;
; -3.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.697      ;
; -3.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.697      ;
; -3.399 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.696      ;
; -3.395 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 4.282      ;
; -3.387 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.684      ;
; -3.355 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.609      ;
; -3.355 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.609      ;
; -3.354 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.608      ;
; -3.342 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.596      ;
; -3.284 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.172      ; 4.478      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.253      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.253      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.253      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.253      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.253      ;
; -3.273 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.570      ;
; -3.273 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.570      ;
; -3.272 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.569      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.849      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.849      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.849      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.849      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.849      ;
; -3.260 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.275      ; 4.557      ;
; -3.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.841      ;
; -3.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.841      ;
; -3.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.841      ;
; -3.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.841      ;
; -3.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.841      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.836      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.836      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.836      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.836      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.836      ;
; -3.247 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.195     ; 4.074      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.825      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.825      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.825      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.825      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.439     ; 3.825      ;
; -3.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.195     ; 4.066      ;
; -3.234 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.195     ; 4.061      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.195     ; 4.050      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.227      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.227      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.227      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.227      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.227      ;
; -3.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.215      ; 4.452      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.172      ; 4.364      ;
; -3.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.139      ;
; -3.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.139      ;
; -3.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.139      ;
; -3.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.139      ;
; -3.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.051     ; 4.139      ;
; -3.141 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.395      ;
; -3.141 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.395      ;
; -3.140 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.394      ;
; -3.128 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.382      ;
; -3.096 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.100      ;
; -3.096 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.100      ;
; -3.096 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.100      ;
; -3.096 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.100      ;
; -3.096 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.018     ; 4.100      ;
; -3.088 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.172      ; 4.282      ;
; -3.088 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.215      ; 4.325      ;
; -3.086 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 4.001      ;
; -3.086 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 4.001      ;
; -3.085 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 4.000      ;
; -3.085 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 4.000      ;
; -3.085 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 4.000      ;
; -3.084 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 3.999      ;
; -3.077 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 3.964      ;
; -3.077 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 3.964      ;
; -3.076 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 3.963      ;
; -3.073 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 3.988      ;
; -3.072 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.107     ; 3.987      ;
; -3.064 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 3.951      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.317      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.232      ; 4.317      ;
; -3.058 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.135     ; 3.945      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.349 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.319      ;
; -3.348 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.318      ;
; -3.347 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.317      ;
; -3.244 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.136      ;
; -3.243 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.135      ;
; -3.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.134      ;
; -3.233 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.125      ;
; -3.232 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.124      ;
; -3.231 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.123      ;
; -3.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.093      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.092      ;
; -3.199 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.091      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.089      ;
; -3.196 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.088      ;
; -3.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 4.087      ;
; -3.159 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 4.140      ;
; -3.158 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 4.139      ;
; -3.157 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 4.138      ;
; -3.136 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.001      ; 4.196      ;
; -3.135 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.004     ; 4.190      ;
; -3.135 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.004     ; 4.190      ;
; -3.113 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.034      ; 4.206      ;
; -3.112 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.029      ; 4.200      ;
; -3.112 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.029      ; 4.200      ;
; -3.090 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.093     ; 4.019      ;
; -3.090 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.093     ; 4.019      ;
; -3.090 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.093     ; 4.019      ;
; -3.065 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.035      ;
; -3.064 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.034      ;
; -3.063 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.033      ;
; -3.031 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.001      ;
; -3.030 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 4.000      ;
; -3.029 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 3.999      ;
; -3.018 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.064     ; 4.013      ;
; -3.017 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 4.007      ;
; -3.017 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 4.007      ;
; -3.007 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.064     ; 4.002      ;
; -3.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 3.996      ;
; -3.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 3.996      ;
; -3.002 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.983      ;
; -3.001 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.982      ;
; -3.000 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.981      ;
; -2.995 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.031     ; 4.023      ;
; -2.994 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.017      ;
; -2.994 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.017      ;
; -2.987 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 3.960      ;
; -2.987 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 3.960      ;
; -2.987 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 3.960      ;
; -2.987 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 3.960      ;
; -2.987 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 3.960      ;
; -2.986 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.160      ; 4.205      ;
; -2.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.836      ;
; -2.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.836      ;
; -2.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.836      ;
; -2.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.155      ; 4.199      ;
; -2.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.155      ; 4.199      ;
; -2.984 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.031     ; 4.012      ;
; -2.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.006      ;
; -2.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 4.006      ;
; -2.975 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.064     ; 3.970      ;
; -2.974 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 3.964      ;
; -2.974 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 3.964      ;
; -2.974 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.825      ;
; -2.974 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.825      ;
; -2.974 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.825      ;
; -2.971 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.064     ; 3.966      ;
; -2.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 3.960      ;
; -2.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 3.960      ;
; -2.958 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.939      ;
; -2.958 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.100     ; 3.880      ;
; -2.957 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.938      ;
; -2.957 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.938      ;
; -2.956 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.937      ;
; -2.956 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.937      ;
; -2.955 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.041     ; 3.936      ;
; -2.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.031     ; 3.980      ;
; -2.951 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 3.974      ;
; -2.951 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 3.974      ;
; -2.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.031     ; 3.976      ;
; -2.947 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 3.970      ;
; -2.947 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 3.970      ;
; -2.943 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 3.913      ;
; -2.942 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.793      ;
; -2.942 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.793      ;
; -2.942 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.793      ;
; -2.941 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 3.911      ;
; -2.939 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.052     ; 3.909      ;
; -2.938 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.789      ;
; -2.938 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.789      ;
; -2.938 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.789      ;
; -2.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.777      ;
; -2.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.777      ;
; -2.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.777      ;
; -2.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.777      ;
; -2.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.777      ;
; -2.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 3.818      ;
; -2.925 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 3.817      ;
; -2.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.130     ; 3.816      ;
; -2.916 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.042      ; 4.017      ;
; -2.915 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.171     ; 3.766      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -1.925 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -1.083     ; 0.818      ;
; 2.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.823      ;
; 2.095  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.822      ;
; 2.108  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.815      ;
; 2.153  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.766      ;
; 2.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.760      ;
; 2.159  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.737      ;
; 2.251  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.666      ;
; 2.252  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.665      ;
; 2.253  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.681      ;
; 2.265  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.658      ;
; 2.306  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.613      ;
; 2.310  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.609      ;
; 2.314  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.603      ;
; 2.316  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.580      ;
; 2.324  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.595      ;
; 2.351  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.561      ;
; 2.367  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.552      ;
; 2.377  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.535      ;
; 2.410  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.524      ;
; 2.420  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.497      ;
; 2.420  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.497      ;
; 2.421  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.496      ;
; 2.421  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.496      ;
; 2.434  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.489      ;
; 2.434  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.489      ;
; 2.447  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.463      ;
; 2.461  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.458      ;
; 2.463  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.456      ;
; 2.466  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.460      ;
; 2.478  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.441      ;
; 2.479  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.440      ;
; 2.479  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.440      ;
; 2.481  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.438      ;
; 2.482  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.435      ;
; 2.483  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.434      ;
; 2.483  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.434      ;
; 2.485  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.411      ;
; 2.485  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.411      ;
; 2.496  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.414      ;
; 2.501  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.440      ;
; 2.508  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.404      ;
; 2.513  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.410      ;
; 2.519  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.391      ;
; 2.524  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.395      ;
; 2.524  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.402      ;
; 2.524  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.386      ;
; 2.528  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.390      ;
; 2.529  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.389      ;
; 2.531  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.399      ;
; 2.534  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.378      ;
; 2.542  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.382      ;
; 2.544  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.374      ;
; 2.548  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.368      ;
; 2.551  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.367      ;
; 2.552  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.366      ;
; 2.554  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.356      ;
; 2.557  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.360      ;
; 2.558  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.359      ;
; 2.558  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.359      ;
; 2.559  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.358      ;
; 2.560  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.369      ;
; 2.560  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.358      ;
; 2.561  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.357      ;
; 2.565  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.359      ;
; 2.568  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.351      ;
; 2.571  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.352      ;
; 2.572  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.351      ;
; 2.573  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.344      ;
; 2.574  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.350      ;
; 2.579  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.355      ;
; 2.579  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.355      ;
; 2.579  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.343      ;
; 2.582  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.328      ;
; 2.587  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.333      ;
; 2.589  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.341      ;
; 2.590  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.335      ;
; 2.590  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.319      ;
; 2.591  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.327      ;
; 2.593  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.304      ;
; 2.597  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 7.313      ;
; 2.601  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.329      ;
; 2.602  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.328      ;
; 2.609  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.310      ;
; 2.610  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.310      ;
; 2.612  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.305      ;
; 2.614  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.304      ;
; 2.616  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.281      ;
; 2.616  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.303      ;
; 2.617  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.302      ;
; 2.618  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.301      ;
; 2.619  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.301      ;
; 2.620  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.289      ;
; 2.620  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.297      ;
; 2.621  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.296      ;
; 2.622  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.274      ;
; 2.623  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.273      ;
; 2.623  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.295      ;
; 2.625  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.272      ;
; 2.631  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.288      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.318  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.894      ; 0.770      ;
; 0.318  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.894      ; 0.770      ;
; 0.352  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.894      ; 0.736      ;
; 0.352  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.894      ; 0.736      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.161 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.999      ;
; 36.227 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.934      ;
; 36.227 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.934      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 36.613 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.999      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.275 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.885      ;
; 37.341 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.820      ;
; 37.341 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.820      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.682      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.506 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.654      ;
; 37.544 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.617      ;
; 37.544 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.617      ;
; 37.572 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.589      ;
; 37.572 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.589      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.688 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.472      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.705 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.455      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.727 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.885      ;
; 37.754 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.407      ;
; 37.754 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.407      ;
; 37.771 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.390      ;
; 37.771 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.390      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.290      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.930 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.682      ;
; 37.936 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.225      ;
; 37.936 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.225      ;
; 37.958 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.654      ;
; 37.958 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.654      ;
; 37.958 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.654      ;
; 37.958 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.654      ;
; 37.958 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.654      ;
; 37.958 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.654      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                       ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.744 ; key:u_key|timer[3]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.179      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.803 ; key:u_key|timer[7]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.120      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.810 ; key:u_key|timer[8]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.113      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.900 ; key:u_key|timer[4]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.023      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 13.978 ; key:u_key|timer[5]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.945      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.064 ; key:u_key|timer[9]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.859      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.071 ; key:u_key|timer[1]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.852      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.105 ; key:u_key|timer[6]  ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.818      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.115 ; key:u_key|timer[16] ; key:u_key|key_value[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.809      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[17]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
; 14.141 ; key:u_key|timer[3]  ; key:u_key|timer[19]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.788      ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 30.286 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 9.354      ;
; 30.665 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.202      ;
; 30.665 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.202      ;
; 30.665 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.202      ;
; 30.665 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 9.202      ;
; 30.681 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.959      ;
; 30.682 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.958      ;
; 30.686 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.225      ; 9.179      ;
; 30.686 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.225      ; 9.179      ;
; 30.686 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.225      ; 9.179      ;
; 30.686 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.225      ; 9.179      ;
; 30.694 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.228      ; 9.174      ;
; 30.694 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.228      ; 9.174      ;
; 30.694 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.228      ; 9.174      ;
; 30.694 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.228      ; 9.174      ;
; 30.719 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.920      ;
; 30.802 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.838      ;
; 30.802 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.838      ;
; 30.802 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.838      ;
; 30.802 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.838      ;
; 30.802 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.838      ;
; 30.853 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.355      ; 9.220      ;
; 30.854 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.355      ; 9.219      ;
; 30.855 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.355      ; 9.218      ;
; 30.867 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.355      ; 9.206      ;
; 30.915 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.725      ;
; 31.023 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.844      ;
; 31.023 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.844      ;
; 31.023 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.844      ;
; 31.023 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.844      ;
; 31.098 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.768      ;
; 31.098 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.768      ;
; 31.098 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.768      ;
; 31.098 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.768      ;
; 31.114 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.525      ;
; 31.115 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.524      ;
; 31.119 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.224      ; 8.745      ;
; 31.119 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.224      ; 8.745      ;
; 31.119 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.224      ; 8.745      ;
; 31.119 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.224      ; 8.745      ;
; 31.127 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.740      ;
; 31.127 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.740      ;
; 31.127 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.740      ;
; 31.127 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.227      ; 8.740      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.198 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 8.464      ;
; 31.235 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.404      ;
; 31.235 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.404      ;
; 31.235 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.404      ;
; 31.235 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.404      ;
; 31.235 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.404      ;
; 31.259 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.355      ; 8.814      ;
; 31.264 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.355      ; 8.809      ;
; 31.286 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.354      ; 8.786      ;
; 31.287 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.354      ; 8.785      ;
; 31.288 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.354      ; 8.784      ;
; 31.300 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.354      ; 8.772      ;
; 31.309 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 8.331      ;
; 31.348 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 8.291      ;
; 31.433 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 8.230      ;
; 31.433 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 8.230      ;
; 31.433 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 8.230      ;
; 31.456 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.410      ;
; 31.456 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.410      ;
; 31.456 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.410      ;
; 31.456 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.226      ; 8.410      ;
; 31.483 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.234      ; 8.506      ;
; 31.485 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.231      ; 8.501      ;
; 31.499 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.233      ; 8.489      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.631 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 8.030      ;
; 31.668 ; color_bar:u_color_bar|active_y[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 7.972      ;
; 31.692 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.354      ; 8.380      ;
; 31.697 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.354      ; 8.375      ;
; 31.742 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 7.897      ;
; 31.839 ; color_bar:u_color_bar|active_y[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 7.801      ;
; 31.842 ; color_bar:u_color_bar|active_y[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 7.798      ;
; 31.851 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.233      ; 8.137      ;
; 31.865 ; color_bar:u_color_bar|active_y[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 7.775      ;
; 31.866 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 7.796      ;
; 31.866 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 7.796      ;
; 31.866 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 7.796      ;
; 31.916 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.233      ; 8.072      ;
; 31.918 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.230      ; 8.067      ;
; 31.932 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.232      ; 8.055      ;
; 31.936 ; color_bar:u_color_bar|active_y[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.078     ; 7.704      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.043 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.192      ; 0.684      ;
; -1.043 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.192      ; 0.684      ;
; -1.022 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.192      ; 0.705      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.192      ; 0.705      ;
; 0.686  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.973      ;
; 0.687  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.974      ;
; 0.688  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.976      ;
; 0.691  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.978      ;
; 0.692  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.979      ;
; 0.693  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.980      ;
; 0.705  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.711  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.714  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.001      ;
; 1.007  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.294      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.295      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.296      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.296      ;
; 1.011  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.298      ;
; 1.013  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.300      ;
; 1.022  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.309      ;
; 1.024  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.311      ;
; 1.025  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.312      ;
; 1.026  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.313      ;
; 1.027  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.032  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.045  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.101  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.388      ;
; 1.102  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.389      ;
; 1.106  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.393      ;
; 1.121  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
; 1.127  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.395      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.417      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.417      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.417      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.418      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.418      ;
; 1.133  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.420      ;
; 1.146  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.433      ;
; 1.147  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.434      ;
; 1.148  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.435      ;
; 1.150  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.419      ;
; 1.151  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.419      ;
; 1.154  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.422      ;
; 1.167  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.435      ;
; 1.223  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.510      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.515      ;
; 1.243  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.511      ;
; 1.249  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.517      ;
; 1.252  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.539      ;
; 1.252  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.539      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.540      ;
; 1.255  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.542      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.267  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.006      ;
; 1.268  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.555      ;
; 1.269  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.556      ;
; 1.273  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.541      ;
; 1.276  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.544      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.342  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.081      ;
; 1.350  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.637      ;
; 1.371  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.639      ;
; 1.374  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.661      ;
; 1.377  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.664      ;
; 1.390  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.677      ;
; 1.437  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.176      ;
; 1.437  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.176      ;
; 1.437  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.176      ;
; 1.437  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.176      ;
; 1.437  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 2.176      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.373 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.020      ;
; 0.393 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.040      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[10]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.077      ;
; 0.439 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.087      ;
; 0.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.455 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.103      ;
; 0.455 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.458 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.105      ;
; 0.459 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.108      ;
; 0.459 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.106      ;
; 0.460 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.107      ;
; 0.467 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.116      ;
; 0.468 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.117      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|WE_N                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|WE_N                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[8]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[10]                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[10]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|active_x[0]                                                                                                                                                                     ; color_bar:u_color_bar|active_x[0]                                                                                                                                                                                               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; color_bar:u_color_bar|v_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.414 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[2]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.073      ;
; 0.427 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.081      ;
; 0.433 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.093      ;
; 0.447 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.111      ;
; 0.447 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.111      ;
; 0.450 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.451 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.738      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.737      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.739      ;
; 0.454 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.118      ;
; 0.454 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.118      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.463 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[4]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.106      ;
; 0.465 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.147      ;
; 0.465 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.119      ;
; 0.465 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.119      ;
; 0.468 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.133      ;
; 0.469 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.133      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.140      ;
; 0.476 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.140      ;
; 0.477 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.131      ;
; 0.477 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[3]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.761      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.144      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.144      ;
; 0.482 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.146      ;
; 0.482 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.146      ;
; 0.483 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.147      ;
; 0.483 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.147      ;
; 0.493 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[2]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[2]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.533 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.109      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.583 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.190      ;
; 0.599 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.181      ;
; 0.603 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.605 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.212      ;
; 0.621 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.228      ;
; 0.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.626 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.913      ;
; 0.629 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.915      ;
; 0.632 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.916      ;
; 0.644 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.916      ;
; 0.647 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y1[15]                                                                                                                                                            ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[7]                                                                                                                                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.691      ; 1.308      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.738      ;
; 0.447 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.739      ;
; 0.448 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.740      ;
; 0.459 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.715      ; 1.404      ;
; 0.499 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.338      ; 1.067      ;
; 0.511 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.161      ; 0.867      ;
; 0.515 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.489      ; 1.199      ;
; 0.521 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.489      ; 1.205      ;
; 0.529 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.161      ; 0.885      ;
; 0.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.613      ; 1.408      ;
; 0.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.613      ; 1.409      ;
; 0.583 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.094      ; 0.872      ;
; 0.584 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.362      ; 1.176      ;
; 0.586 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.094      ; 0.875      ;
; 0.595 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.161      ; 0.951      ;
; 0.604 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.094      ; 0.893      ;
; 0.609 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.094      ; 0.898      ;
; 0.610 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.094      ; 0.899      ;
; 0.632 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.161      ; 0.988      ;
; 0.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.126      ;
; 0.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.567      ; 1.433      ;
; 0.651 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.141      ;
; 0.668 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.158      ;
; 0.685 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.691      ; 1.606      ;
; 0.686 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.691      ; 1.607      ;
; 0.687 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.214      ; 1.131      ;
; 0.703 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.193      ;
; 0.705 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.489      ; 1.389      ;
; 0.720 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.214      ; 1.164      ;
; 0.722 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.967      ;
; 0.722 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.967      ;
; 0.722 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.292      ; 1.244      ;
; 0.733 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.691      ; 1.654      ;
; 0.733 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.489      ; 1.417      ;
; 0.736 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.981      ;
; 0.736 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.981      ;
; 0.743 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.988      ;
; 0.745 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.990      ;
; 0.750 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.243      ; 1.188      ;
; 0.751 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.995      ;
; 0.755 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.999      ;
; 0.757 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.083      ; 1.070      ;
; 0.757 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.001      ;
; 0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.006      ;
; 0.764 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.008      ;
; 0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.010      ;
; 0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.338      ; 1.335      ;
; 0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.013      ;
; 0.773 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.040      ; 1.043      ;
; 0.774 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.018      ;
; 0.777 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.021      ;
; 0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.715      ; 1.725      ;
; 0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 1.027      ;
; 0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.338      ; 1.355      ;
; 0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.715      ; 1.736      ;
; 0.792 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.715      ; 1.737      ;
; 0.794 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.338      ; 1.362      ;
; 0.805 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.040      ; 1.075      ;
; 0.805 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.040      ; 1.075      ;
; 0.809 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.613      ; 1.652      ;
; 0.816 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.292      ; 1.338      ;
; 0.834 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.396      ; 1.425      ;
; 0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.328      ;
; 0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.161      ; 1.210      ;
; 0.857 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.260      ; 1.347      ;
; 0.866 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.362      ; 1.458      ;
; 0.867 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.362      ; 1.459      ;
; 0.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.018      ; 1.097      ;
; 0.889 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.133      ;
; 0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.316      ; 1.441      ;
; 0.897 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.567      ; 1.694      ;
; 0.898 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.567      ; 1.695      ;
; 0.907 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.215     ; 0.887      ;
; 0.910 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 1.155      ;
; 0.916 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.613      ; 1.759      ;
; 0.924 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.349      ; 1.503      ;
; 0.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.362      ; 1.518      ;
; 0.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 1.170      ;
; 0.931 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 1.175      ;
; 0.935 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.567      ; 1.732      ;
; 0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.489      ; 1.620      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; seg_dynamic:u_seg_dynamic|dot_disp                                    ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.715      ;
; 0.457 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.724      ;
; 0.470 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.743      ;
; 0.479 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.746      ;
; 0.481 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.749      ;
; 0.482 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.750      ;
; 0.484 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.751      ;
; 0.485 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.752      ;
; 0.488 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.756      ;
; 0.491 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.759      ;
; 0.495 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.762      ;
; 0.497 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.764      ;
; 0.498 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.765      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.766      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.766      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.501 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.768      ;
; 0.508 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.776      ;
; 0.509 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.777      ;
; 0.510 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.778      ;
; 0.511 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.779      ;
; 0.513 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.780      ;
; 0.524 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.791      ;
; 0.527 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.794      ;
; 0.600 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.869      ;
; 0.621 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.891      ;
; 0.626 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.894      ;
; 0.629 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.897      ;
; 0.633 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.900      ;
; 0.634 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.901      ;
; 0.634 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.901      ;
; 0.634 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.902      ;
; 0.635 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.902      ;
; 0.635 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.902      ;
; 0.636 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.903      ;
; 0.640 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.908      ;
; 0.642 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.910      ;
; 0.642 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.910      ;
; 0.643 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.909      ;
; 0.649 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.915      ;
; 0.666 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.934      ;
; 0.676 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.943      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.401 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.738      ;
; 0.491 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.759      ;
; 0.595 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.863      ;
; 0.710 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 0.976      ;
; 0.716 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.983      ;
; 0.721 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.988      ;
; 0.726 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 0.993      ;
; 0.730 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.998      ;
; 0.734 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.136      ;
; 0.739 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.006      ;
; 0.747 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.015      ;
; 0.749 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.017      ;
; 0.765 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.033      ;
; 0.780 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.048      ;
; 0.804 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.072      ;
; 0.896 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.295      ;
; 0.897 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.296      ;
; 0.897 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.296      ;
; 0.899 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 2.288      ;
; 0.936 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.204      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.349      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.349      ;
; 0.951 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.227      ;
; 0.998 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.264      ;
; 0.998 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.264      ;
; 1.037 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.305      ;
; 1.042 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 2.440      ;
; 1.043 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 2.440      ;
; 1.043 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 2.440      ;
; 1.043 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 2.440      ;
; 1.043 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 2.440      ;
; 1.048 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.317      ;
; 1.052 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.319      ;
; 1.056 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.324      ;
; 1.063 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.330      ;
; 1.064 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.332      ;
; 1.068 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.336      ;
; 1.071 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.339      ;
; 1.072 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.340      ;
; 1.074 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.474      ;
; 1.083 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.351      ;
; 1.084 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.352      ;
; 1.087 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.355      ;
; 1.102 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.370      ;
; 1.112 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.512      ;
; 1.112 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.512      ;
; 1.120 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.165      ; 2.510      ;
; 1.128 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.527      ;
; 1.128 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 2.527      ;
; 1.130 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.530      ;
; 1.130 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.175      ; 2.530      ;
; 1.135 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.402      ;
; 1.140 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.407      ;
; 1.152 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.420      ;
; 1.159 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.427      ;
; 1.164 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.431      ;
; 1.165 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.165      ; 2.555      ;
; 1.168 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.437      ;
; 1.169 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 2.558      ;
; 1.171 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.439      ;
; 1.172 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.440      ;
; 1.173 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.165      ; 2.563      ;
; 1.174 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.441      ;
; 1.178 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.446      ;
; 1.190 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.458      ;
; 1.190 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.458      ;
; 1.193 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.469      ;
; 1.194 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.462      ;
; 1.205 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.473      ;
; 1.209 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.477      ;
; 1.209 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.477      ;
; 1.218 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.484      ;
; 1.224 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.492      ;
; 1.231 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.500      ;
; 1.240 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.508      ;
; 1.247 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.515      ;
; 1.257 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.523      ;
; 1.257 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.524      ;
; 1.260 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.064      ; 1.519      ;
; 1.262 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.530      ;
; 1.262 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.530      ;
; 1.270 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.071      ; 1.536      ;
; 1.274 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.542      ;
; 1.275 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.543      ;
; 1.282 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.549      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.402 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.684      ;
; 0.467 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.734      ;
; 0.476 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.743      ;
; 0.478 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.745      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.875      ;
; 0.632 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.899      ;
; 0.707 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.974      ;
; 0.721 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.988      ;
; 0.725 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 0.992      ;
; 0.737 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.005      ;
; 0.739 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.006      ;
; 0.747 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.015      ;
; 0.750 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.018      ;
; 0.751 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.018      ;
; 0.752 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.019      ;
; 0.754 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.021      ;
; 0.754 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.021      ;
; 0.763 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.030      ;
; 0.771 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.039      ;
; 0.772 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.040      ;
; 0.773 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.041      ;
; 0.914 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.098      ; 2.237      ;
; 0.914 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.182      ;
; 0.928 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.101      ; 2.254      ;
; 0.935 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.103      ; 2.263      ;
; 0.935 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.202      ;
; 0.953 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.101      ; 2.279      ;
; 0.953 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.101      ; 2.279      ;
; 0.973 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.096      ; 2.294      ;
; 0.973 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.096      ; 2.294      ;
; 0.973 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.096      ; 2.294      ;
; 0.973 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.096      ; 2.294      ;
; 0.973 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.096      ; 2.294      ;
; 0.983 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.104      ; 2.312      ;
; 1.007 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.070      ; 1.272      ;
; 1.036 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.303      ;
; 1.045 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.312      ;
; 1.061 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.329      ;
; 1.066 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.334      ;
; 1.069 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.337      ;
; 1.071 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.338      ;
; 1.076 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.343      ;
; 1.084 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.352      ;
; 1.085 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.352      ;
; 1.091 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.358      ;
; 1.092 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.360      ;
; 1.093 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.361      ;
; 1.096 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.364      ;
; 1.100 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.367      ;
; 1.101 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.428      ;
; 1.107 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.375      ;
; 1.108 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.435      ;
; 1.124 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.391      ;
; 1.131 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.099      ; 2.455      ;
; 1.131 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.099      ; 2.455      ;
; 1.131 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.099      ; 2.455      ;
; 1.133 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.103      ; 2.461      ;
; 1.135 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.103      ; 2.463      ;
; 1.136 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.403      ;
; 1.152 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.420      ;
; 1.158 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.426      ;
; 1.178 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.445      ;
; 1.183 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.067      ; 1.445      ;
; 1.191 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.459      ;
; 1.193 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.460      ;
; 1.196 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.090      ; 2.511      ;
; 1.198 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.093      ; 2.516      ;
; 1.200 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.468      ;
; 1.203 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.471      ;
; 1.206 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.474      ;
; 1.207 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.474      ;
; 1.214 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.482      ;
; 1.215 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.483      ;
; 1.218 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.488      ;
; 1.218 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.486      ;
; 1.219 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.096      ; 2.540      ;
; 1.221 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.070      ; 1.486      ;
; 1.222 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.489      ;
; 1.227 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.076      ; 1.498      ;
; 1.260 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.527      ;
; 1.271 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.070      ; 1.536      ;
; 1.272 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.087      ; 2.584      ;
; 1.272 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.087      ; 2.584      ;
; 1.272 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.539      ;
; 1.274 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.542      ;
; 1.295 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.562      ;
; 1.298 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.076      ; 1.569      ;
; 1.299 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.067      ; 1.561      ;
; 1.303 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.067      ; 1.565      ;
; 1.307 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.070      ; 1.572      ;
; 1.308 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.067      ; 1.570      ;
; 1.312 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.064      ; 1.571      ;
; 1.313 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.581      ;
; 1.315 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.067      ; 1.577      ;
; 1.316 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.070      ; 1.581      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.444 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.099      ; 0.738      ;
; 0.444 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.099      ; 0.738      ;
; 0.444 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.099      ; 0.738      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.099      ; 0.739      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.451 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.232      ; 0.878      ;
; 0.468 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.232      ; 0.895      ;
; 0.478 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.383      ; 1.091      ;
; 0.492 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.738      ;
; 0.503 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.383      ; 1.116      ;
; 0.516 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.383      ; 1.129      ;
; 0.525 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.018      ; 0.738      ;
; 0.546 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.320      ; 1.096      ;
; 0.552 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.320      ; 1.102      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.320      ; 1.129      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.320      ; 1.129      ;
; 0.582 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.331      ; 1.143      ;
; 0.592 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.100      ; 0.887      ;
; 0.599 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.100      ; 0.894      ;
; 0.603 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.100      ; 0.898      ;
; 0.611 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.232      ; 1.038      ;
; 0.618 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.331      ; 1.179      ;
; 0.628 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.093      ; 0.916      ;
; 0.637 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.100      ; 0.932      ;
; 0.654 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.018      ; 0.867      ;
; 0.672 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.232      ; 1.099      ;
; 0.694 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.199      ; 1.123      ;
; 0.710 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.100      ; 1.005      ;
; 0.716 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.165      ; 1.111      ;
; 0.724 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.967      ;
; 0.724 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.967      ;
; 0.730 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.199      ; 1.159      ;
; 0.738 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.981      ;
; 0.738 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.047      ; 0.980      ;
; 0.738 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.047      ; 0.980      ;
; 0.739 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.188      ; 1.122      ;
; 0.741 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.984      ;
; 0.746 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.165      ; 1.141      ;
; 0.748 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.991      ;
; 0.750 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.993      ;
; 0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.006      ;
; 0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.212      ; 1.169      ;
; 0.763 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.320      ; 1.313      ;
; 0.764 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.130      ; 1.089      ;
; 0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.133      ; 1.097      ;
; 0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.165      ; 1.164      ;
; 0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.394      ; 1.404      ;
; 0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.018      ; 0.995      ;
; 0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.047      ; 1.029      ;
; 0.792 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.394      ; 1.416      ;
; 0.797 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.092      ; 1.084      ;
; 0.799 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.052      ; 1.046      ;
; 0.806 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.123      ; 1.124      ;
; 0.808 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.130      ; 1.133      ;
; 0.811 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.331      ; 1.372      ;
; 0.813 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.086      ; 1.094      ;
; 0.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.331      ; 1.387      ;
; 0.834 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.130      ; 1.159      ;
; 0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.320      ; 1.388      ;
; 0.848 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.072      ; 1.145      ;
; 0.849 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.072      ; 1.146      ;
; 0.849 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.072      ; 1.146      ;
; 0.849 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.072      ; 1.146      ;
; 0.855 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; cmos2_reg_config:cmos_config_2|clock_20k ; CMOS2_PCLK  ; 0.000        ; 0.072      ; 1.152      ;
; 0.866 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.086      ; 1.147      ;
; 0.871 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.331      ; 1.432      ;
; 0.871 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.331      ; 1.432      ;
; 0.873 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.007      ; 1.110      ;
; 0.882 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.007      ; 1.119      ;
; 0.883 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.041      ; 1.119      ;
; 0.885 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.007      ; 1.122      ;
; 0.894 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.018      ; 1.107      ;
; 0.897 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 1.140      ;
; 0.901 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 1.146      ;
; 0.911 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 1.156      ;
; 0.911 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.084      ; 1.190      ;
; 0.913 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 1.158      ;
; 0.915 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.228      ; 1.373      ;
; 0.925 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.770      ; 1.890      ;
; 0.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.262      ; 1.418      ;
; 0.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK                               ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 1.174      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.163      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.163      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.163      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.163      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.203     ; 3.161      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.203     ; 3.161      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.203     ; 3.161      ;
; -4.360 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.203     ; 3.161      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.162      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.162      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.162      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.201     ; 3.162      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.200     ; 3.163      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.200     ; 3.163      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.200     ; 3.163      ;
; -4.359 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.200     ; 3.163      ;
; -4.277 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.197     ; 3.199      ;
; -4.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.195     ; 3.200      ;
; -4.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.194     ; 3.201      ;
; -4.275 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.195     ; 3.199      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.483     ; 2.702      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.483     ; 2.702      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.483     ; 2.702      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.103 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.484     ; 2.701      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -4.102 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.506     ; 2.678      ;
; -3.830 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.371      ;
; -3.830 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.371      ;
; -3.830 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.371      ;
; -3.830 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.371      ;
; -3.809 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.349      ;
; -3.809 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.349      ;
; -3.809 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.349      ;
; -3.809 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.349      ;
; -3.787 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.317      ;
; -3.787 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.317      ;
; -3.787 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.317      ;
; -3.787 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.317      ;
; -3.770 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.693      ; 4.432      ;
; -3.752 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.293      ;
; -3.752 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.293      ;
; -3.752 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.293      ;
; -3.752 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.293      ;
; -3.749 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.692      ; 4.410      ;
; -3.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.280      ;
; -3.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.280      ;
; -3.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.280      ;
; -3.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.280      ;
; -3.731 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.271      ;
; -3.731 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.271      ;
; -3.731 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.271      ;
; -3.731 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.686      ; 4.271      ;
; -3.727 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.682      ; 4.378      ;
; -3.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.239      ;
; -3.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.239      ;
; -3.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.239      ;
; -3.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.676      ; 4.239      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.697 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.077     ; 2.702      ;
; -3.692 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.693      ; 4.354      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.073     ; 2.701      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.073     ; 2.701      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.073     ; 2.701      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.073     ; 2.701      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.073     ; 2.701      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.064     ; 2.710      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.064     ; 2.710      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.064     ; 2.710      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.064     ; 2.710      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.064     ; 2.710      ;
; -3.692 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.073     ; 2.701      ;
; -3.679 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.693      ; 4.341      ;
; -3.671 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.692      ; 4.332      ;
; -3.661 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.202      ;
; -3.661 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.687      ; 4.202      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -3.077 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.495     ; 1.968      ;
; -3.077 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.495     ; 1.968      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.863 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.496     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
; -2.411 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.044     ; 1.753      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.033 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.829      ; 5.774      ;
; -3.033 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.829      ; 5.774      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 6.214      ;
; -2.601 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.829      ; 5.342      ;
; -2.601 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.829      ; 5.342      ;
; -2.403 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.743      ;
; -2.403 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.743      ;
; -2.403 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.743      ;
; -2.403 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.743      ;
; -2.403 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.743      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.392 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.478      ; 5.782      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.737      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.737      ;
; -2.371 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.737      ;
; -2.370 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.736      ;
; -2.361 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.749      ;
; -2.361 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.749      ;
; -2.361 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.749      ;
; -2.361 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.749      ;
; -2.361 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.749      ;
; -2.361 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.749      ;
; -2.352 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.474      ; 5.738      ;
; -2.327 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.754      ;
; -2.327 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.754      ;
; -2.327 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.754      ;
; -2.327 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.754      ;
; -2.327 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.754      ;
; -2.320 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.749      ;
; -2.320 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.749      ;
; -2.320 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.749      ;
; -2.320 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.749      ;
; -2.320 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.749      ;
; -2.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.748      ;
; -2.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.748      ;
; -2.319 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.748      ;
; -2.295 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.543      ; 5.750      ;
; -2.295 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.543      ; 5.750      ;
; -2.295 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.543      ; 5.750      ;
; -2.295 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.543      ; 5.750      ;
; -2.295 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.543      ; 5.750      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.278 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.558      ; 5.748      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -2.258 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.580      ; 5.750      ;
; -1.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.311      ;
; -1.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.311      ;
; -1.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.311      ;
; -1.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.311      ;
; -1.971 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.428      ; 5.311      ;
; -1.939 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.305      ;
; -1.939 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.305      ;
; -1.939 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.305      ;
; -1.938 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.454      ; 5.304      ;
; -1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.317      ;
; -1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.317      ;
; -1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.317      ;
; -1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.317      ;
; -1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.317      ;
; -1.929 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.476      ; 5.317      ;
; -1.920 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.474      ; 5.306      ;
; -1.895 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.322      ;
; -1.895 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.322      ;
; -1.895 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.322      ;
; -1.895 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.322      ;
; -1.895 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.515      ; 5.322      ;
; -1.888 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.317      ;
; -1.888 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.317      ;
; -1.888 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.517      ; 5.317      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.694      ;
; -2.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.694      ;
; -2.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.694      ;
; -2.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.694      ;
; -2.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.694      ;
; -2.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.694      ;
; -2.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.694      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.618 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 5.262      ;
; -2.577 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 5.262      ;
; -2.577 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 5.262      ;
; -2.577 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 5.262      ;
; -2.577 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 5.262      ;
; -2.577 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 5.262      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.312 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 5.261      ;
; -2.280 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.059      ; 5.251      ;
; -2.280 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.059      ; 5.251      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.258 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.115      ; 5.285      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.094      ; 5.261      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.094      ; 5.261      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.094      ; 5.261      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.094      ; 5.261      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.255 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.082      ; 5.249      ;
; -2.253 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.099      ; 5.264      ;
; -2.253 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.099      ; 5.264      ;
; -2.247 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.285      ;
; -2.247 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.285      ;
; -2.247 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.285      ;
; -2.247 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.285      ;
; -2.247 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.285      ;
; -2.247 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.126      ; 5.285      ;
; -2.229 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.097      ; 5.238      ;
; -2.229 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.097      ; 5.238      ;
; -2.229 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.097      ; 5.238      ;
; -2.229 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.097      ; 5.238      ;
; -2.229 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.097      ; 5.238      ;
; -2.229 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.097      ; 5.238      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.209 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.732      ; 4.853      ;
; -2.185 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.172      ; 5.269      ;
; -2.185 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.172      ; 5.269      ;
; -2.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 4.853      ;
; -2.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 4.853      ;
; -2.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 4.853      ;
; -2.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 4.853      ;
; -2.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.773      ; 4.853      ;
; -2.046 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.140      ; 3.178      ;
; -1.903 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 4.852      ;
; -1.903 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 4.852      ;
; -1.903 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 4.852      ;
; -1.903 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 4.852      ;
; -1.903 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.037      ; 4.852      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.462 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.859      ; 2.313      ;
; -0.284 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.852      ; 2.128      ;
; -0.259 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.856      ; 2.107      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.245 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.855      ; 2.092      ;
; -0.228 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.853      ; 2.073      ;
; -0.228 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.853      ; 2.073      ;
; -0.228 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.853      ; 2.073      ;
; -0.228 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.853      ; 2.073      ;
; -0.228 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.853      ; 2.073      ;
; -0.228 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.853      ; 2.073      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.208 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.919      ; 2.119      ;
; -0.208 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.919      ; 2.119      ;
; -0.197 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.927      ; 2.116      ;
; -0.197 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.927      ; 2.116      ;
; -0.197 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.927      ; 2.116      ;
; -0.197 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.927      ; 2.116      ;
; -0.197 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.927      ; 2.116      ;
; -0.184 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.928      ; 2.104      ;
; -0.177 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.920      ; 2.089      ;
; -0.177 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.920      ; 2.089      ;
; -0.177 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.920      ; 2.089      ;
; -0.177 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.920      ; 2.089      ;
; -0.177 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.920      ; 2.089      ;
; -0.177 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.920      ; 2.089      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
; -0.175 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.929      ; 2.096      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.713 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.214      ;
; 3.713 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.214      ;
; 3.713 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.214      ;
; 3.713 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.214      ;
; 3.713 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.214      ;
; 3.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 6.238      ;
; 3.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 6.238      ;
; 3.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 6.238      ;
; 3.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 6.238      ;
; 3.905 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.224      ;
; 3.905 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.224      ;
; 3.905 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.224      ;
; 3.905 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.224      ;
; 3.913 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 6.228      ;
; 3.913 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 6.228      ;
; 3.913 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 6.228      ;
; 3.913 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 6.228      ;
; 3.925 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 6.226      ;
; 3.925 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 6.226      ;
; 3.925 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 6.226      ;
; 3.925 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 6.226      ;
; 3.952 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.212      ; 6.299      ;
; 3.965 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 6.285      ;
; 3.973 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 6.289      ;
; 3.985 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.287      ;
; 4.145 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.782      ;
; 4.145 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.782      ;
; 4.145 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.782      ;
; 4.145 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.782      ;
; 4.145 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.782      ;
; 4.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.754      ;
; 4.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.754      ;
; 4.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.754      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.178 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.747      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.739      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.743      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 5.736      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 5.738      ;
; 4.210 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 5.737      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.211 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.739      ;
; 4.324 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 5.806      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.479 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.174      ; 1.878      ;
; 0.483 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 1.872      ;
; 0.483 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 1.872      ;
; 0.483 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 1.872      ;
; 0.483 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 1.872      ;
; 0.483 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 1.872      ;
; 0.483 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.164      ; 1.872      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 1.882      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 1.882      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 1.882      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 1.882      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.172      ; 1.882      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.173      ; 1.888      ;
; 0.499 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.163      ; 1.887      ;
; 0.499 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 1.163      ; 1.887      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.531 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.851      ;
; 0.531 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.851      ;
; 0.531 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.851      ;
; 0.531 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.851      ;
; 0.531 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.851      ;
; 0.531 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.851      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.551 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.097      ; 1.873      ;
; 0.570 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.099      ; 1.894      ;
; 0.576 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.095      ; 1.896      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 1.102      ; 2.022      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.121 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.215      ; 2.561      ;
; 1.160 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.176      ; 2.561      ;
; 1.160 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.176      ; 2.561      ;
; 1.160 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.176      ; 2.561      ;
; 1.160 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.176      ; 2.561      ;
; 1.227 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.109      ; 2.561      ;
; 1.227 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.109      ; 2.561      ;
; 1.227 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.109      ; 2.561      ;
; 1.227 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.109      ; 2.561      ;
; 1.241 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.094      ; 2.560      ;
; 1.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.071      ; 2.561      ;
; 1.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.071      ; 2.561      ;
; 1.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.071      ; 2.561      ;
; 1.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.071      ; 2.561      ;
; 1.310 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.020      ; 2.555      ;
; 1.310 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.020      ; 2.555      ;
; 1.310 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.020      ; 2.555      ;
; 1.310 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.020      ; 2.555      ;
; 1.310 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.020      ; 2.555      ;
; 1.310 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.020      ; 2.555      ;
; 1.557 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.765      ; 2.547      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.000      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.665 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 4.997      ;
; 1.685 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.040      ; 5.000      ;
; 1.685 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.040      ; 5.000      ;
; 1.685 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.040      ; 5.000      ;
; 1.685 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.040      ; 5.000      ;
; 1.685 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.040      ; 5.000      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.014      ; 4.998      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.014      ; 4.998      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.014      ; 4.998      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.014      ; 4.998      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.013      ; 4.997      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.013      ; 4.997      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.013      ; 4.997      ;
; 1.709 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.014      ; 4.998      ;
; 1.717 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.011      ; 5.003      ;
; 1.717 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.011      ; 5.003      ;
; 1.717 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.011      ; 5.003      ;
; 1.717 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.011      ; 5.003      ;
; 1.717 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.011      ; 5.003      ;
; 1.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.969      ; 4.987      ;
; 1.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.971      ; 4.998      ;
; 1.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.971      ; 4.998      ;
; 1.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.971      ; 4.998      ;
; 1.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.971      ; 4.998      ;
; 1.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.971      ; 4.998      ;
; 1.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.971      ; 4.998      ;
; 1.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.948      ; 4.985      ;
; 1.763 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.948      ; 4.986      ;
; 1.763 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.948      ; 4.986      ;
; 1.763 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.948      ; 4.986      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.782 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.079      ; 5.136      ;
; 1.795 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.921      ; 4.991      ;
; 1.795 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.921      ; 4.991      ;
; 1.795 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.921      ; 4.991      ;
; 1.795 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.921      ; 4.991      ;
; 1.795 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.921      ; 4.991      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
; 1.801 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 3.057      ; 5.133      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.655      ; 4.509      ;
; 1.579 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.655      ; 4.509      ;
; 1.593 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.747      ; 2.565      ;
; 1.593 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.747      ; 2.565      ;
; 1.593 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.747      ; 2.565      ;
; 1.593 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.747      ; 2.565      ;
; 1.593 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.747      ; 2.565      ;
; 1.593 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.747      ; 2.565      ;
; 1.603 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.655      ; 4.533      ;
; 1.603 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.655      ; 4.533      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.623 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.714      ; 2.562      ;
; 1.629 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.481      ;
; 1.629 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.481      ;
; 1.629 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.481      ;
; 1.629 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.481      ;
; 1.629 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.481      ;
; 1.629 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.481      ;
; 1.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.580      ; 4.501      ;
; 1.646 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.580      ; 4.501      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.649 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.485      ;
; 1.652 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.500      ;
; 1.652 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.500      ;
; 1.652 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.500      ;
; 1.652 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.500      ;
; 1.653 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.505      ;
; 1.653 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.505      ;
; 1.653 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.505      ;
; 1.653 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.505      ;
; 1.653 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.505      ;
; 1.653 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.577      ; 4.505      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.661 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.676      ; 2.562      ;
; 1.670 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.580      ; 4.525      ;
; 1.670 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.580      ; 4.525      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.673 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.561      ; 4.509      ;
; 1.674 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.538      ; 4.487      ;
; 1.674 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.538      ; 4.487      ;
; 1.676 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.524      ;
; 1.676 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.524      ;
; 1.676 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.524      ;
; 1.676 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.573      ; 4.524      ;
; 1.698 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.538      ; 4.511      ;
; 1.698 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.538      ; 4.511      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.500      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.735 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.514      ; 4.524      ;
; 1.965 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.781      ; 2.971      ;
; 1.965 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.781      ; 2.971      ;
; 1.965 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.781      ; 2.971      ;
; 1.969 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.387      ; 2.581      ;
; 1.986 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.240      ; 4.501      ;
; 1.986 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.240      ; 4.501      ;
; 1.986 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.240      ; 4.501      ;
; 1.986 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.240      ; 4.501      ;
; 1.986 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.240      ; 4.501      ;
; 1.994 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.607      ; 4.876      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.162      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[5]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.793 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.698     ; 1.336      ;
; 1.806 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.191      ;
; 1.806 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.191      ;
; 1.806 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.191      ;
; 1.806 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.191      ;
; 1.823 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.196      ;
; 1.823 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.196      ;
; 1.823 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.196      ;
; 1.823 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.196      ;
; 1.825 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.198      ;
; 1.825 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.198      ;
; 1.825 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.198      ;
; 1.825 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.198      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.855 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.228      ;
; 1.872 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.257      ;
; 1.872 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.257      ;
; 1.872 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.257      ;
; 1.872 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.257      ;
; 1.883 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.268      ;
; 1.883 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.268      ;
; 1.889 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.262      ;
; 1.889 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.262      ;
; 1.889 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.262      ;
; 1.889 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.262      ;
; 1.891 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.264      ;
; 1.891 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.264      ;
; 1.891 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.264      ;
; 1.891 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.264      ;
; 1.911 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.295      ;
; 1.911 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.295      ;
; 1.911 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.295      ;
; 1.949 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.334      ;
; 1.949 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.084      ; 3.334      ;
; 1.951 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.358      ; 3.645      ;
; 1.977 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.361      ;
; 1.977 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.361      ;
; 1.977 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.361      ;
; 1.988 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.346      ; 3.670      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.351      ; 3.642      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.351      ; 3.642      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.351      ; 3.642      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.351      ; 3.642      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.003 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.072      ; 3.376      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[5]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[9]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[8]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[7]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[6]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[4]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[3]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
; 2.011 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.703     ; 1.549      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.667     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.456 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.138     ; 1.597      ;
; 2.596 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.137     ; 1.738      ;
; 2.596 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.137     ; 1.738      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.482 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.751      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.535 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.804      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.548 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.817      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.601 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.870      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.606 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.875      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.941      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.162      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.162      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.162      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.162      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.162      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.922 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.191      ;
; 2.939 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.196      ;
; 2.939 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.196      ;
; 2.939 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.196      ;
; 2.939 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.196      ;
; 2.939 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.196      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
; 2.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.198      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.473 ; -46.971       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.324 ; -46.314       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.092 ; -1.092        ;
; CMOS1_PCLK                                                                   ; -1.032 ; -40.624       ;
; CMOS2_PCLK                                                                   ; -0.949 ; -29.968       ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.060  ; 0.000         ;
; CLOCK_50                                                                     ; 17.196 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 35.420 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -0.511 ; -1.022        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.129  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.145  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.148  ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.175  ; 0.000         ;
; CLOCK_50                                                                     ; 0.186  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.186  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.186  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -2.187 ; -364.881      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.368 ; -21.518       ;
; CMOS2_PCLK                                                                   ; -1.004 ; -51.406       ;
; CMOS1_PCLK                                                                   ; -0.690 ; -49.361       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.190  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.275  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 6.884  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.293 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.311 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.627 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.652 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.721 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.969 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.163 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS2_PCLK                                                                   ; -3.000 ; -129.611      ;
; CMOS1_PCLK                                                                   ; -3.000 ; -124.843      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.000 ; -46.000       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.000 ; -46.000       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.733  ; 0.000         ;
; CLOCK_50                                                                     ; 9.435  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.593 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.623 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.473 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.417      ;
; -1.472 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.416      ;
; -1.465 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.407      ;
; -1.446 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.389      ;
; -1.430 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.381      ;
; -1.430 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.381      ;
; -1.429 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.381      ;
; -1.429 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.381      ;
; -1.414 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.366      ;
; -1.414 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.366      ;
; -1.406 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.358      ;
; -1.386 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.336      ;
; -1.386 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.336      ;
; -1.386 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.336      ;
; -1.386 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.336      ;
; -1.386 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.336      ;
; -1.380 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.324      ;
; -1.379 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.323      ;
; -1.372 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.314      ;
; -1.358 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.302      ;
; -1.357 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.301      ;
; -1.353 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.296      ;
; -1.352 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.304      ;
; -1.350 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.292      ;
; -1.337 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.288      ;
; -1.336 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.288      ;
; -1.332 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.283      ;
; -1.332 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.283      ;
; -1.331 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.274      ;
; -1.321 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.273      ;
; -1.321 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.273      ;
; -1.320 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.263      ;
; -1.316 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.267      ;
; -1.315 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.266      ;
; -1.315 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.266      ;
; -1.314 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.266      ;
; -1.314 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.266      ;
; -1.313 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.265      ;
; -1.305 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.256      ;
; -1.305 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.256      ;
; -1.299 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.251      ;
; -1.299 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.251      ;
; -1.293 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.243      ;
; -1.293 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.243      ;
; -1.293 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.243      ;
; -1.293 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.243      ;
; -1.293 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.243      ;
; -1.291 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[5]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.243      ;
; -1.271 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.221      ;
; -1.271 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.221      ;
; -1.271 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[13] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.221      ;
; -1.271 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.221      ;
; -1.271 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[15] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.221      ;
; -1.248 ; cmos2_reg_config:cmos_config_1|reg_index[0] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.198      ;
; -1.242 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.194      ;
; -1.239 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.190      ;
; -1.239 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.190      ;
; -1.238 ; cmos2_reg_config:cmos_config_1|reg_index[3] ; cmos2_reg_config:cmos_config_1|i2c_data[8]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.190      ;
; -1.227 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.170      ;
; -1.223 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.174      ;
; -1.222 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.166      ;
; -1.221 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.165      ;
; -1.218 ; cmos2_reg_config:cmos_config_1|reg_index[0] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.170      ;
; -1.217 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[4]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.168      ;
; -1.217 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[20] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.168      ;
; -1.216 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.158      ;
; -1.214 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.156      ;
; -1.212 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.163      ;
; -1.212 ; cmos2_reg_config:cmos_config_1|reg_index[6] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.163      ;
; -1.211 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[17] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.155      ;
; -1.210 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[16] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 2.154      ;
; -1.206 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[6]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.156      ;
; -1.205 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[14] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.148      ;
; -1.204 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[2]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 2.146      ;
; -1.201 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[3]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.152      ;
; -1.198 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[7]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.148      ;
; -1.195 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.138      ;
; -1.190 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[22] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.141      ;
; -1.190 ; cmos2_reg_config:cmos_config_1|reg_index[7] ; cmos2_reg_config:cmos_config_1|i2c_data[21] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.141      ;
; -1.189 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.132      ;
; -1.185 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.136      ;
; -1.185 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.136      ;
; -1.184 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[10] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 2.127      ;
; -1.184 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.136      ;
; -1.179 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.131      ;
; -1.179 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.130      ;
; -1.179 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.130      ;
; -1.178 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[12] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.130      ;
; -1.178 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.130      ;
; -1.175 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[9]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.125      ;
; -1.173 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[1]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.124      ;
; -1.173 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[0]  ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.124      ;
; -1.172 ; cmos2_reg_config:cmos_config_1|reg_index[1] ; cmos2_reg_config:cmos_config_1|i2c_data[11] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.124      ;
; -1.168 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.120      ;
; -1.168 ; cmos2_reg_config:cmos_config_1|reg_index[2] ; cmos2_reg_config:cmos_config_1|i2c_data[19] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.120      ;
; -1.163 ; cmos2_reg_config:cmos_config_1|reg_index[4] ; cmos2_reg_config:cmos_config_1|i2c_data[18] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.115      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.324 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.262      ;
; -1.324 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.262      ;
; -1.302 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.043     ; 2.246      ;
; -1.293 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 2.233      ;
; -1.290 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.050     ; 2.227      ;
; -1.262 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.212      ;
; -1.237 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.184      ;
; -1.237 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.184      ;
; -1.237 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.186      ;
; -1.237 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.187      ;
; -1.237 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.184      ;
; -1.224 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.172      ;
; -1.222 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.170      ;
; -1.192 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.130      ;
; -1.192 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.130      ;
; -1.172 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.122      ;
; -1.170 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.043     ; 2.114      ;
; -1.165 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.115      ;
; -1.165 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.103      ;
; -1.161 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 2.101      ;
; -1.158 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.050     ; 2.095      ;
; -1.158 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.106      ;
; -1.157 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.046     ; 2.098      ;
; -1.155 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.102      ;
; -1.147 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.099      ;
; -1.145 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.083      ;
; -1.145 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 2.083      ;
; -1.140 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.089      ;
; -1.140 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.089      ;
; -1.137 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.083      ;
; -1.137 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.083      ;
; -1.137 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.083      ;
; -1.137 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.083      ;
; -1.137 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.083      ;
; -1.135 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.082      ;
; -1.123 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.043     ; 2.067      ;
; -1.122 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.072      ;
; -1.120 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.072      ;
; -1.114 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.060      ;
; -1.114 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 2.054      ;
; -1.114 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.065      ;
; -1.111 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.050     ; 2.048      ;
; -1.105 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.052      ;
; -1.105 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.054      ;
; -1.105 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.052      ;
; -1.105 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.053      ;
; -1.099 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.052      ;
; -1.095 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.045      ;
; -1.092 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.040      ;
; -1.081 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 2.029      ;
; -1.078 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.025      ;
; -1.061 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.011      ;
; -1.061 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.013      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.004      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.005      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 2.007      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.008      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.005      ;
; -1.053 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.046     ; 1.994      ;
; -1.053 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.003      ;
; -1.053 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.999      ;
; -1.052 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.998      ;
; -1.045 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[11]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 1.993      ;
; -1.043 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 1.991      ;
; -1.041 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 1.979      ;
; -1.040 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.987      ;
; -1.031 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.978      ;
; -1.029 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.050     ; 1.966      ;
; -1.029 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.979      ;
; -1.028 ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.975      ;
; -1.024 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 1.962      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.044     ; 1.965      ;
; -1.019 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 1.959      ;
; -1.015 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.967      ;
; -1.012 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[10]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.039     ; 1.960      ;
; -1.010 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.043     ; 1.954      ;
; -1.009 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[18]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 1.947      ;
; -1.009 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[19]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.049     ; 1.947      ;
; -1.008 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.957      ;
; -1.008 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.957      ;
; -1.005 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 1.945      ;
; -1.005 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.951      ;
; -1.005 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.951      ;
; -1.003 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.050     ; 1.940      ;
; -0.995 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[6]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.043     ; 1.939      ;
; -0.993 ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.044     ; 1.936      ;
; -0.992 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.941      ;
; -0.990 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.940      ;
; -0.990 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.047     ; 1.930      ;
; -0.988 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[5]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.938      ;
; -0.988 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.050     ; 1.925      ;
; -0.987 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.939      ;
; -0.982 ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.928      ;
; -0.968 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.920      ;
; -0.966 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[9]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.916      ;
; -0.966 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]        ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.916      ;
; -0.961 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.910      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -1.092 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -0.669     ; 0.384      ;
; 6.271  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.676      ;
; 6.282  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.666      ;
; 6.306  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.640      ;
; 6.317  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.630      ;
; 6.322  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.627      ;
; 6.337  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.610      ;
; 6.357  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.591      ;
; 6.372  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.574      ;
; 6.375  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.572      ;
; 6.380  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.566      ;
; 6.380  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.566      ;
; 6.390  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.549      ;
; 6.391  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.556      ;
; 6.391  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.556      ;
; 6.396  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.542      ;
; 6.397  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.552      ;
; 6.399  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.547      ;
; 6.410  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.539      ;
; 6.410  ; Reset_Delay:u_Reset_Delay|oRST_0                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.316     ; 2.211      ;
; 6.420  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.517      ;
; 6.421  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.527      ;
; 6.429  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.517      ;
; 6.431  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.517      ;
; 6.431  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.517      ;
; 6.432  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.516      ;
; 6.433  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.501      ;
; 6.438  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.511      ;
; 6.439  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.500      ;
; 6.445  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.503      ;
; 6.445  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.493      ;
; 6.446  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.500      ;
; 6.446  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.500      ;
; 6.446  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.500      ;
; 6.447  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.492      ;
; 6.452  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.494      ;
; 6.452  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.495      ;
; 6.453  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.485      ;
; 6.453  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.492      ;
; 6.454  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.492      ;
; 6.454  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.492      ;
; 6.454  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.484      ;
; 6.456  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.490      ;
; 6.457  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.490      ;
; 6.458  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.484      ;
; 6.461  ; Reset_Delay:u_Reset_Delay|oRST_0                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.321     ; 2.155      ;
; 6.463  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.484      ;
; 6.465  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.482      ;
; 6.465  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.482      ;
; 6.467  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.480      ;
; 6.468  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.479      ;
; 6.468  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.465      ;
; 6.469  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.468      ;
; 6.473  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.475      ;
; 6.473  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.479      ;
; 6.476  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.470      ;
; 6.477  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.472      ;
; 6.477  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.471      ;
; 6.477  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.460      ;
; 6.479  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.467      ;
; 6.479  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.460      ;
; 6.485  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.462      ;
; 6.488  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.450      ;
; 6.489  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.449      ;
; 6.493  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.448      ;
; 6.496  ; Reset_Delay:u_Reset_Delay|oRST_0                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.322     ; 2.119      ;
; 6.497  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.498  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.460      ;
; 6.499  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.439      ;
; 6.501  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.446      ;
; 6.501  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.437      ;
; 6.503  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.443      ;
; 6.503  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.442      ;
; 6.503  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.445      ;
; 6.503  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.435      ;
; 6.504  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|WR_MASK[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.447      ;
; 6.505  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.443      ;
; 6.505  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.443      ;
; 6.506  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.437      ;
; 6.506  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.442      ;
; 6.506  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.442      ;
; 6.507  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.441      ;
; 6.511  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.440      ;
; 6.511  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.427      ;
; 6.512  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 3.445      ;
; 6.512  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.436      ;
; 6.512  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.434      ;
; 6.518  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.428      ;
; 6.519  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.429      ;
; 6.519  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.429      ;
; 6.519  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.428      ;
; 6.520  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.426      ;
; 6.520  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.426      ;
; 6.520  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.427      ;
; 6.521  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.421      ;
; 6.521  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.418      ;
; 6.522  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.424      ;
; 6.523  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.415      ;
; 6.523  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.415      ;
; 6.527  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.412      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.032 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.035      ;
; -1.031 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.034      ;
; -1.030 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.033      ;
; -1.029 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.186      ;
; -1.028 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.031      ;
; -1.028 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.185      ;
; -1.027 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.030      ;
; -1.027 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.184      ;
; -1.026 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.029      ;
; -1.023 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.026      ;
; -1.022 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.025      ;
; -1.022 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.025      ;
; -1.021 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.024      ;
; -1.021 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.024      ;
; -1.020 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.023      ;
; -1.020 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.023      ;
; -1.020 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.177      ;
; -1.019 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.022      ;
; -1.013 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.016      ;
; -1.013 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 2.016      ;
; -1.007 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.180      ;
; -1.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.179      ;
; -1.005 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.178      ;
; -0.998 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.171      ;
; -0.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.802      ;
; -0.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.802      ;
; -0.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.802      ;
; -0.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.802      ;
; -0.983 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.802      ;
; -0.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.798      ;
; -0.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.798      ;
; -0.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.798      ;
; -0.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.798      ;
; -0.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.798      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.188     ; 1.792      ;
; -0.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.130      ;
; -0.972 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.129      ;
; -0.971 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.128      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.953      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.953      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.953      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.953      ;
; -0.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.953      ;
; -0.964 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.121      ;
; -0.959 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.851      ;
; -0.956 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.039      ; 2.002      ;
; -0.955 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.847      ;
; -0.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.947      ;
; -0.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.947      ;
; -0.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.947      ;
; -0.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.947      ;
; -0.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.947      ;
; -0.949 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.841      ;
; -0.949 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.841      ;
; -0.934 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.826      ;
; -0.934 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.055      ; 1.996      ;
; -0.931 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.039      ; 1.977      ;
; -0.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.822      ;
; -0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.816      ;
; -0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.115     ; 1.816      ;
; -0.918 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.091      ;
; -0.917 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.090      ;
; -0.916 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.089      ;
; -0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.897      ;
; -0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.897      ;
; -0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.897      ;
; -0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.897      ;
; -0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.024     ; 1.897      ;
; -0.909 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.055      ; 1.971      ;
; -0.909 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.166      ; 2.082      ;
; -0.900 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.039      ; 1.946      ;
; -0.876 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.033      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.032      ;
; -0.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.039      ; 1.921      ;
; -0.874 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.031      ;
; -0.867 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.024      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.858      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.858      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.858      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.858      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.012     ; 1.858      ;
; -0.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 1.861      ;
; -0.857 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 1.860      ;
; -0.856 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 1.859      ;
; -0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 1.856      ;
; -0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.003      ; 1.863      ;
; -0.852 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 1.855      ;
; -0.852 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.003      ; 1.862      ;
; -0.851 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.003      ; 1.861      ;
; -0.850 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.150      ; 2.007      ;
; -0.849 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.004     ; 1.852      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.949 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.920      ;
; -0.946 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.917      ;
; -0.946 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.917      ;
; -0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.862      ;
; -0.923 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.861      ;
; -0.921 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.859      ;
; -0.921 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.859      ;
; -0.920 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.858      ;
; -0.920 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.858      ;
; -0.920 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.858      ;
; -0.917 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.855      ;
; -0.917 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.855      ;
; -0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.840      ;
; -0.899 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.837      ;
; -0.899 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.837      ;
; -0.872 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.017      ; 1.918      ;
; -0.872 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.017      ; 1.918      ;
; -0.870 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.020      ; 1.919      ;
; -0.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.840      ;
; -0.859 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.837      ;
; -0.859 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.837      ;
; -0.859 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.040      ; 1.928      ;
; -0.859 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.040      ; 1.928      ;
; -0.857 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.043      ; 1.929      ;
; -0.841 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.860      ;
; -0.841 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.860      ;
; -0.840 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.859      ;
; -0.840 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.859      ;
; -0.839 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.007     ; 1.861      ;
; -0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.007     ; 1.860      ;
; -0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.856      ;
; -0.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.856      ;
; -0.835 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.007     ; 1.857      ;
; -0.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.870      ;
; -0.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.870      ;
; -0.827 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.869      ;
; -0.827 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.869      ;
; -0.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.016      ; 1.871      ;
; -0.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.016      ; 1.870      ;
; -0.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.866      ;
; -0.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.866      ;
; -0.822 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.016      ; 1.867      ;
; -0.819 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.838      ;
; -0.819 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.010     ; 1.838      ;
; -0.817 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.007     ; 1.839      ;
; -0.816 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 1.772      ;
; -0.816 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 1.772      ;
; -0.816 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.051     ; 1.772      ;
; -0.809 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.780      ;
; -0.806 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.848      ;
; -0.806 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.013      ; 1.848      ;
; -0.806 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.777      ;
; -0.806 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.777      ;
; -0.804 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.016      ; 1.849      ;
; -0.803 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.781      ;
; -0.802 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.773      ;
; -0.800 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.778      ;
; -0.800 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.778      ;
; -0.799 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.770      ;
; -0.799 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.770      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.714      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.714      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.714      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.713      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.713      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.713      ;
; -0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.710      ;
; -0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.710      ;
; -0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.710      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.764      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.099      ; 1.914      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.099      ; 1.914      ;
; -0.785 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.763      ;
; -0.784 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.102      ; 1.915      ;
; -0.783 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.761      ;
; -0.783 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.761      ;
; -0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.760      ;
; -0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.760      ;
; -0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.760      ;
; -0.779 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.757      ;
; -0.779 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.029     ; 1.757      ;
; -0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.039      ; 1.838      ;
; -0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.039      ; 1.838      ;
; -0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.692      ;
; -0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.692      ;
; -0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.084     ; 1.692      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.042      ; 1.839      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.739      ;
; -0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.749      ;
; -0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.737      ;
; -0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.749      ;
; -0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.749      ;
; -0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.749      ;
; -0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.749      ;
; -0.763 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.036     ; 1.734      ;
; -0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.069     ; 1.700      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 1.691      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 1.691      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 1.691      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.076     ; 1.691      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.060  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.359      ;
; 0.060  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.359      ;
; 0.081  ; cmos2_reg_config:cmos_config_1|clock_20k        ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.338      ;
; 0.081  ; cmos2_reg_config:cmos_config_2|clock_20k        ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.375      ; 0.338      ;
; 39.243 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.207      ;
; 39.243 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.207      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.266 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.460 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 2.184      ;
; 39.742 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.708      ;
; 39.742 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.708      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.765 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.685      ;
; 39.809 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.641      ;
; 39.809 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.641      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.832 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.618      ;
; 39.843 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.607      ;
; 39.843 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.607      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.866 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.584      ;
; 39.893 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.557      ;
; 39.893 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.557      ;
; 39.910 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.540      ;
; 39.910 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.540      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.916 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.534      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.933 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.517      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.959 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.685      ;
; 39.987 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.463      ;
; 39.987 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.463      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.010 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.239     ; 1.440      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.026 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.618      ;
; 40.060 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.584      ;
; 40.060 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.584      ;
; 40.060 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.584      ;
; 40.060 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.584      ;
; 40.060 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.584      ;
; 40.060 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.584      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.196 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.748      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.212 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.732      ;
; 17.233 ; Reset_Delay:u_Reset_Delay|Cont[17] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.704      ;
; 17.238 ; Reset_Delay:u_Reset_Delay|Cont[19] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.699      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.272 ; key:u_key|timer[4]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.672      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.298 ; key:u_key|timer[9]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.646      ;
; 17.299 ; Reset_Delay:u_Reset_Delay|Cont[18] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.638      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.300 ; key:u_key|timer[5]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.644      ;
; 17.301 ; Reset_Delay:u_Reset_Delay|oRST_1   ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.649      ;
; 17.306 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.631      ;
; 17.313 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.624      ;
; 17.316 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.621      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.322 ; key:u_key|timer[16]                ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.623      ;
; 17.333 ; Reset_Delay:u_Reset_Delay|Cont[17] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.621      ;
; 17.338 ; Reset_Delay:u_Reset_Delay|Cont[19] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.616      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.357 ; key:u_key|timer[6]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.587      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.360 ; key:u_key|timer[1]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.584      ;
; 17.371 ; Reset_Delay:u_Reset_Delay|Cont[16] ; Reset_Delay:u_Reset_Delay|oRST_3 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.566      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 35.420 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.241      ;
; 35.559 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.232      ;
; 35.559 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.232      ;
; 35.559 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.232      ;
; 35.559 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.232      ;
; 35.561 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.229      ;
; 35.561 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.229      ;
; 35.561 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.229      ;
; 35.561 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.229      ;
; 35.577 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.215      ;
; 35.577 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.215      ;
; 35.577 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.215      ;
; 35.577 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.215      ;
; 35.593 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.068      ;
; 35.594 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.067      ;
; 35.617 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 4.043      ;
; 35.631 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.030      ;
; 35.631 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.030      ;
; 35.631 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.030      ;
; 35.631 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.030      ;
; 35.631 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 4.030      ;
; 35.670 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.150      ; 4.183      ;
; 35.671 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.150      ; 4.182      ;
; 35.673 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.150      ; 4.180      ;
; 35.681 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.150      ; 4.172      ;
; 35.686 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 3.975      ;
; 35.734 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.058      ;
; 35.734 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.058      ;
; 35.734 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.058      ;
; 35.734 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 4.058      ;
; 35.756 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.034      ;
; 35.756 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.034      ;
; 35.756 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.034      ;
; 35.756 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 4.034      ;
; 35.758 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.118      ; 4.031      ;
; 35.758 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.118      ; 4.031      ;
; 35.758 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.118      ; 4.031      ;
; 35.758 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.118      ; 4.031      ;
; 35.774 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.017      ;
; 35.774 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.017      ;
; 35.774 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.017      ;
; 35.774 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 4.017      ;
; 35.790 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.870      ;
; 35.791 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.869      ;
; 35.828 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.832      ;
; 35.828 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.832      ;
; 35.828 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.832      ;
; 35.828 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.832      ;
; 35.828 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.832      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.839 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.834      ;
; 35.852 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.150      ; 4.001      ;
; 35.855 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.150      ; 3.998      ;
; 35.857 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 3.804      ;
; 35.867 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.149      ; 3.985      ;
; 35.868 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.149      ; 3.984      ;
; 35.870 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.149      ; 3.982      ;
; 35.878 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.149      ; 3.974      ;
; 35.883 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.777      ;
; 35.931 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 3.860      ;
; 35.931 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 3.860      ;
; 35.931 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 3.860      ;
; 35.931 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                           ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 3.860      ;
; 35.933 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.028     ; 3.742      ;
; 35.933 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.028     ; 3.742      ;
; 35.933 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.028     ; 3.742      ;
; 35.941 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 3.903      ;
; 35.950 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 3.896      ;
; 35.954 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 3.891      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.036 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.031     ; 3.636      ;
; 36.049 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.149      ; 3.803      ;
; 36.052 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.149      ; 3.800      ;
; 36.054 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 3.606      ;
; 36.098 ; color_bar:u_color_bar|active_y[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.564      ;
; 36.130 ; color_bar:u_color_bar|h_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.121      ; 3.716      ;
; 36.130 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.029     ; 3.544      ;
; 36.130 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.029     ; 3.544      ;
; 36.130 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.029     ; 3.544      ;
; 36.138 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.118      ; 3.705      ;
; 36.147 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.120      ; 3.698      ;
; 36.151 ; color_bar:u_color_bar|v_active    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.119      ; 3.693      ;
; 36.177 ; color_bar:u_color_bar|active_y[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.485      ;
; 36.178 ; color_bar:u_color_bar|active_y[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.484      ;
; 36.185 ; color_bar:u_color_bar|active_y[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.477      ;
; 36.195 ; color_bar:u_color_bar|active_y[9] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 3.467      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.511 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 0.314      ;
; -0.511 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 0.314      ;
; -0.502 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 0.323      ;
; -0.502 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 0.323      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.304  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.575      ;
; 0.454  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.584      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.584      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.458  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.587      ;
; 0.458  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.587      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.465  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.517  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.650      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.653      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.532  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.535  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.540  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.863      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.566  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.889      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.583  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.587  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.716      ;
; 0.588  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.717      ;
; 0.590  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.719      ;
; 0.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.720      ;
; 0.598  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.718      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.627  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.950      ;
; 0.640  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.769      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.129 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.451      ;
; 0.139 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.461      ;
; 0.154 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[10]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.166 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.488      ;
; 0.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.172 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.172 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.174 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.176 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.177 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.184 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.485      ;
; 0.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[7]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_datain_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.509      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|IN_REQ                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[7]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[7]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[6]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[6]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[0]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|WE_N                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|WE_N                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CKE                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|CKE                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[8]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[4]                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|SA[4]                                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[1]                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.155      ; 0.384      ;
; 0.154 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.155      ; 0.393      ;
; 0.162 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.333      ; 0.599      ;
; 0.178 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.155      ; 0.417      ;
; 0.188 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.185      ; 0.478      ;
; 0.190 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.349      ; 0.645      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.155      ; 0.433      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.218 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.291      ; 0.613      ;
; 0.219 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.291      ; 0.614      ;
; 0.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.201      ; 0.526      ;
; 0.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.216      ; 0.542      ;
; 0.244 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.216      ; 0.544      ;
; 0.249 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 0.378      ;
; 0.252 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 0.381      ;
; 0.258 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 0.387      ;
; 0.259 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.143      ; 0.506      ;
; 0.261 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 0.390      ;
; 0.261 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.045      ; 0.390      ;
; 0.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.143      ; 0.515      ;
; 0.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.282      ; 0.654      ;
; 0.269 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.089      ; 0.462      ;
; 0.271 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.103      ; 0.478      ;
; 0.277 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.143      ; 0.524      ;
; 0.278 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.134      ; 0.516      ;
; 0.278 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.125      ; 0.507      ;
; 0.280 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.333      ; 0.717      ;
; 0.281 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.333      ; 0.718      ;
; 0.283 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.089      ; 0.476      ;
; 0.287 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.143      ; 0.534      ;
; 0.288 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.089      ; 0.481      ;
; 0.289 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.155      ; 0.528      ;
; 0.302 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.167      ; 0.573      ;
; 0.307 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.216      ; 0.607      ;
; 0.312 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.420      ;
; 0.312 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.420      ;
; 0.317 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.216      ; 0.617      ;
; 0.317 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.333      ; 0.754      ;
; 0.322 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.430      ;
; 0.325 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.432      ;
; 0.325 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.349      ; 0.778      ;
; 0.326 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.133      ; 0.543      ;
; 0.326 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.434      ;
; 0.326 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.434      ;
; 0.326 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.349      ; 0.779      ;
; 0.327 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.185      ; 0.616      ;
; 0.329 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.436      ;
; 0.331 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.438      ;
; 0.332 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.439      ;
; 0.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.440      ;
; 0.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.442      ;
; 0.336 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.443      ;
; 0.336 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.443      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.445      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.185      ; 0.626      ;
; 0.339 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.154      ; 0.577      ;
; 0.339 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.185      ; 0.628      ;
; 0.340 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.154      ; 0.578      ;
; 0.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.349      ; 0.797      ;
; 0.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.167      ; 0.615      ;
; 0.353 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.055     ; 0.382      ;
; 0.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.291      ; 0.753      ;
; 0.362 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.143      ; 0.609      ;
; 0.370 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.015     ; 0.459      ;
; 0.370 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.143      ; 0.617      ;
; 0.370 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.201      ; 0.675      ;
; 0.371 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.201      ; 0.676      ;
; 0.371 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.282      ; 0.757      ;
; 0.372 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.282      ; 0.758      ;
; 0.374 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.012      ; 0.470      ;
; 0.377 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.015     ; 0.466      ;
; 0.379 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.183      ; 0.666      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.490      ;
; 0.384 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; -0.015     ; 0.473      ;
; 0.393 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.501      ;
; 0.394 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.151      ; 0.629      ;
; 0.397 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.201      ; 0.702      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.507      ;
; 0.407 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0     ; CMOS1_PCLK   ; CMOS1_PCLK  ; 0.000        ; 0.105      ; 0.616      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.148 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[2]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.150 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.482      ;
; 0.153 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.157 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.493      ;
; 0.158 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.492      ;
; 0.160 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.496      ;
; 0.161 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.164 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.500      ;
; 0.165 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.499      ;
; 0.168 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.504      ;
; 0.168 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.500      ;
; 0.169 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.503      ;
; 0.169 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.499      ;
; 0.172 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.508      ;
; 0.172 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.508      ;
; 0.172 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.504      ;
; 0.173 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.507      ;
; 0.173 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.507      ;
; 0.177 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.513      ;
; 0.178 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.512      ;
; 0.179 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[4]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.499      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.526      ;
; 0.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|active_x[0]                                                                                                                                                                     ; color_bar:u_color_bar|active_x[0]                                                                                                                                                                                               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|vs_reg                                                                                                                                                                          ; color_bar:u_color_bar|vs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|v_active                                                                                                                                                                        ; color_bar:u_color_bar|v_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[2]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[0]                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_de_r[1]                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.206 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[2]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[2]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.497      ;
; 0.216 ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[3]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.343      ;
; 0.224 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.246 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.548      ;
; 0.246 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.532      ;
; 0.251 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.556      ;
; 0.259 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.389      ;
; 0.262 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.263 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y1[15]                                                                                                                                                            ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[7]                                                                                                                                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.212      ; 0.491      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.212      ; 0.503      ;
; 0.188 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.042      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.212      ; 0.510      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.098      ; 0.383      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.186      ; 0.494      ;
; 0.205 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.186      ; 0.495      ;
; 0.206 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.196      ; 0.506      ;
; 0.207 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.098      ; 0.389      ;
; 0.208 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.186      ; 0.505      ;
; 0.216 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.186      ; 0.506      ;
; 0.220 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.196      ; 0.520      ;
; 0.230 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.012      ; 0.326      ;
; 0.258 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.098      ; 0.440      ;
; 0.264 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 0.399      ;
; 0.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.134      ; 0.503      ;
; 0.271 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.398      ;
; 0.273 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                  ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.098      ; 0.455      ;
; 0.278 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.405      ;
; 0.279 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.134      ; 0.517      ;
; 0.283 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.498      ;
; 0.287 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.012      ; 0.383      ;
; 0.288 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.093      ; 0.465      ;
; 0.289 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.504      ;
; 0.299 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.111      ; 0.514      ;
; 0.314 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.421      ;
; 0.314 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.421      ;
; 0.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.421      ;
; 0.314 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.421      ;
; 0.315 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.043      ; 0.442      ;
; 0.321 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.222      ; 0.647      ;
; 0.322 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.066      ; 0.492      ;
; 0.323 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.430      ;
; 0.324 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.431      ;
; 0.325 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.222      ; 0.654      ;
; 0.329 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.436      ;
; 0.329 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.066      ; 0.499      ;
; 0.330 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.066      ; 0.500      ;
; 0.330 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.186      ; 0.620      ;
; 0.330 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.051      ; 0.465      ;
; 0.331 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.438      ;
; 0.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.443      ;
; 0.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.069      ; 0.488      ;
; 0.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.050      ; 0.469      ;
; 0.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.196      ; 0.635      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.196      ; 0.637      ;
; 0.340 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.012      ; 0.436      ;
; 0.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.451      ;
; 0.350 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.091      ; 0.525      ;
; 0.352 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.186      ; 0.642      ;
; 0.354 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.069      ; 0.507      ;
; 0.358 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.196      ; 0.658      ;
; 0.359 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.004      ; 0.467      ;
; 0.366 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.196      ; 0.666      ;
; 0.366 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.035      ; 0.485      ;
; 0.367 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.004      ; 0.475      ;
; 0.371 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.069      ; 0.524      ;
; 0.372 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.004      ; 0.480      ;
; 0.373 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.004      ; 0.481      ;
; 0.380 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.030      ; 0.494      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.029      ; 0.498      ;
; 0.387 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; -0.019     ; 0.472      ;
; 0.389 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.035      ; 0.508      ;
; 0.392 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.160      ; 0.656      ;
; 0.393 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.134      ; 0.631      ;
; 0.393 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.137      ; 0.634      ;
; 0.394 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                      ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.501      ;
; 0.395 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.502      ;
; 0.397 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.504      ;
; 0.397 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.012      ; 0.493      ;
; 0.397 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.023      ; 0.504      ;
; 0.398 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.098      ; 0.600      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.030      ; 0.514      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[16] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[17] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; seg_dynamic:u_seg_dynamic|dot_disp                                    ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.205 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.343      ;
; 0.223 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.343      ;
; 0.224 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.345      ;
; 0.226 ; seg_dynamic:u_seg_dynamic|DIG_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.346      ;
; 0.252 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[14] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.374      ;
; 0.268 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.391      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|ten[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|unit[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|h_hun[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.404      ;
; 0.285 ; seg_dynamic:u_seg_dynamic|DIG_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.405      ;
; 0.295 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.186 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.330      ;
; 0.217 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.337      ;
; 0.261 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.382      ;
; 0.298 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.417      ;
; 0.310 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.441      ;
; 0.327 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.447      ;
; 0.329 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.449      ;
; 0.336 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.456      ;
; 0.346 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.467      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 0.975      ;
; 0.412 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.533      ;
; 0.416 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.044      ; 0.544      ;
; 0.437 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.556      ;
; 0.438 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.557      ;
; 0.458 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.580      ;
; 0.466 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 1.039      ;
; 0.466 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 1.039      ;
; 0.469 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 1.049      ;
; 0.477 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 1.045      ;
; 0.487 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.607      ;
; 0.490 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.610      ;
; 0.491 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 1.064      ;
; 0.491 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 1.064      ;
; 0.491 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.614      ;
; 0.494 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.614      ;
; 0.496 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.616      ;
; 0.522 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.644      ;
; 0.522 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.648      ;
; 0.533 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.044      ; 0.662      ;
; 0.535 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.659      ;
; 0.542 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.662      ;
; 0.544 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 1.115      ;
; 0.544 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 1.115      ;
; 0.544 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 1.115      ;
; 0.544 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 1.115      ;
; 0.544 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 1.115      ;
; 0.546 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.666      ;
; 0.549 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.668      ;
; 0.552 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.674      ;
; 0.553 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.672      ;
; 0.553 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.556 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.676      ;
; 0.557 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.677      ;
; 0.559 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.680      ;
; 0.559 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.679      ;
; 0.560 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.680      ;
; 0.562 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.460      ; 1.136      ;
; 0.562 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.682      ;
; 0.567 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[22]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.688      ;
; 0.568 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.688      ;
; 0.570 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.460      ; 1.144      ;
; 0.570 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.460      ; 1.144      ;
; 0.571 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.691      ;
; 0.573 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.692      ;
; 0.584 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.029      ; 0.697      ;
; 0.584 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.460      ; 1.159      ;
; 0.585 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.460      ; 1.159      ;
; 0.585 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 1.158      ;
; 0.585 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_1|i2c_data[0]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.459      ; 1.158      ;
; 0.588 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.708      ;
; 0.591 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.711      ;
; 0.593 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[20]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.714      ;
; 0.599 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.719      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.186 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.314      ;
; 0.209 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.329      ;
; 0.213 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.334      ;
; 0.259 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.379      ;
; 0.267 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.388      ;
; 0.305 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.425      ;
; 0.311 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.435      ;
; 0.322 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.442      ;
; 0.325 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.451      ;
; 0.332 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.452      ;
; 0.336 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.457      ;
; 0.340 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.461      ;
; 0.341 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.461      ;
; 0.389 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.509      ;
; 0.399 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.520      ;
; 0.441 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.561      ;
; 0.462 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.582      ;
; 0.471 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.437      ; 1.023      ;
; 0.477 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.440      ; 1.031      ;
; 0.478 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.599      ;
; 0.481 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.442      ; 1.037      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 1.035      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 1.035      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 1.035      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 1.035      ;
; 0.485 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 1.035      ;
; 0.486 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.606      ;
; 0.486 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.610      ;
; 0.489 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.609      ;
; 0.490 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.610      ;
; 0.491 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.440      ; 1.045      ;
; 0.491 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.440      ; 1.045      ;
; 0.492 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.443      ; 1.049      ;
; 0.492 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.613      ;
; 0.495 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.616      ;
; 0.497 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.618      ;
; 0.498 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.619      ;
; 0.499 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.623      ;
; 0.534 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.654      ;
; 0.538 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[8]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.653      ;
; 0.538 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.659      ;
; 0.541 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[12]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.663      ;
; 0.541 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.662      ;
; 0.544 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.665      ;
; 0.545 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.033      ; 0.662      ;
; 0.552 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.672      ;
; 0.552 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.672      ;
; 0.553 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.555 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.675      ;
; 0.556 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.676      ;
; 0.561 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.040      ; 0.685      ;
; 0.561 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.682      ;
; 0.564 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.683      ;
; 0.564 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.040      ; 0.688      ;
; 0.564 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.685      ;
; 0.565 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.685      ;
; 0.569 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[11]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.439      ; 1.122      ;
; 0.571 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[10]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.438      ; 1.123      ;
; 0.574 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.033      ; 0.691      ;
; 0.577 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[5]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.440      ; 1.131      ;
; 0.578 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.698      ;
; 0.579 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[4]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.440      ; 1.134      ;
; 0.582 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[9]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.438      ; 1.135      ;
; 0.583 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.438      ; 1.135      ;
; 0.583 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[14]            ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.438      ; 1.135      ;
; 0.585 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.700      ;
; 0.585 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.705      ;
; 0.588 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[21]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.704      ;
; 0.593 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.708      ;
; 0.596 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[22]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.711      ;
; 0.599 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.718      ;
; 0.599 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|i2c_data[2]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.718      ;
; 0.599 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.718      ;
; 0.601 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.026      ; 0.711      ;
; 0.601 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.722      ;
; 0.604 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.725      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.652     ; 1.570      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.652     ; 1.570      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.652     ; 1.570      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.652     ; 1.570      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.651     ; 1.571      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.651     ; 1.571      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.651     ; 1.571      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.651     ; 1.571      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.187 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.572      ;
; -2.151 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.590      ;
; -2.151 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.652     ; 1.588      ;
; -2.151 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.651     ; 1.589      ;
; -2.151 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.650     ; 1.590      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.799     ; 1.375      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.799     ; 1.375      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.799     ; 1.375      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 1.373      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -2.107 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.813     ; 1.361      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.930 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.622     ; 1.375      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.621     ; 1.373      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.621     ; 1.373      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.621     ; 1.373      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.621     ; 1.373      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.621     ; 1.373      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.383      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.383      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.383      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.383      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.383      ;
; -1.927 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.621     ; 1.373      ;
; -1.915 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.600     ; 1.382      ;
; -1.915 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.600     ; 1.382      ;
; -1.915 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.600     ; 1.382      ;
; -1.915 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.600     ; 1.382      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.597     ; 1.384      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.597     ; 1.384      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.597     ; 1.384      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.597     ; 1.384      ;
; -1.762 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|vs_reg                                                                                                                                                    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.804     ; 1.025      ;
; -1.755 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.800     ; 1.022      ;
; -1.732 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_active                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 0.998      ;
; -1.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.049      ;
; -1.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.049      ;
; -1.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.049      ;
; -1.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.446      ; 2.049      ;
; -1.715 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.445      ; 2.045      ;
; -1.715 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.445      ; 2.045      ;
; -1.715 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.445      ; 2.045      ;
; -1.715 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.445      ; 2.045      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[1]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[3]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[0]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[2]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[9]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[8]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[10]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[6]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[5]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[7]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|active_y[4]                                                                                                                                               ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.687 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[0]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 0.952      ;
; -1.684 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.440      ; 2.009      ;
; -1.684 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.440      ; 2.009      ;
; -1.684 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.440      ; 2.009      ;
; -1.684 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.440      ; 2.009      ;
; -1.682 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|hs_reg                                                                                                                                                    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.798     ; 0.951      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.368 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.937      ;
; -1.368 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.937      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.802     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
; -1.089 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.608     ; 0.852      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.004 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.852      ;
; -1.004 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.852      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.930 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 3.064      ;
; -0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.614      ;
; -0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.951      ; 2.614      ;
; -0.726 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.204      ; 2.827      ;
; -0.725 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.203      ; 2.825      ;
; -0.724 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.205      ; 2.826      ;
; -0.724 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.205      ; 2.826      ;
; -0.724 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.205      ; 2.826      ;
; -0.723 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.832      ;
; -0.723 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.832      ;
; -0.723 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.832      ;
; -0.723 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.832      ;
; -0.723 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.832      ;
; -0.694 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.835      ;
; -0.694 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.835      ;
; -0.694 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.835      ;
; -0.694 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.835      ;
; -0.694 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.835      ;
; -0.694 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.835      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.692 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.237      ; 2.826      ;
; -0.690 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.841      ;
; -0.690 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.841      ;
; -0.690 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.841      ;
; -0.690 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.841      ;
; -0.690 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.841      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.251      ; 2.834      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.251      ; 2.834      ;
; -0.686 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.251      ; 2.834      ;
; -0.679 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.259      ; 2.835      ;
; -0.679 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.259      ; 2.835      ;
; -0.679 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.259      ; 2.835      ;
; -0.679 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.259      ; 2.835      ;
; -0.679 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.259      ; 2.835      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.671 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.266      ; 2.834      ;
; -0.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.272      ; 2.837      ;
; -0.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.272      ; 2.837      ;
; -0.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.272      ; 2.837      ;
; -0.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.272      ; 2.837      ;
; -0.668 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.272      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.285      ; 2.837      ;
; -0.488 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.204      ; 2.589      ;
; -0.487 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.203      ; 2.587      ;
; -0.486 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.205      ; 2.588      ;
; -0.486 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.205      ; 2.588      ;
; -0.486 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.205      ; 2.588      ;
; -0.485 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.594      ;
; -0.485 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.594      ;
; -0.485 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.594      ;
; -0.485 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.594      ;
; -0.485 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.212      ; 2.594      ;
; -0.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.597      ;
; -0.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.597      ;
; -0.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.597      ;
; -0.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.597      ;
; -0.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.597      ;
; -0.456 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.244      ; 2.597      ;
; -0.452 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.603      ;
; -0.452 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.603      ;
; -0.452 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.603      ;
; -0.452 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.603      ;
; -0.452 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.254      ; 2.603      ;
; -0.448 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.251      ; 2.596      ;
; -0.448 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.251      ; 2.596      ;
; -0.448 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.251      ; 2.596      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.669      ;
; -0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.669      ;
; -0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.669      ;
; -0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.669      ;
; -0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.669      ;
; -0.690 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.688 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.669      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.643 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.459      ;
; -0.635 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.009     ; 1.603      ;
; -0.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.459      ;
; -0.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.459      ;
; -0.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.459      ;
; -0.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.459      ;
; -0.628 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.459      ;
; -0.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.603      ;
; -0.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.603      ;
; -0.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.603      ;
; -0.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.603      ;
; -0.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.051      ; 1.603      ;
; -0.548 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.527      ;
; -0.548 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.527      ;
; -0.548 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.527      ;
; -0.548 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.527      ;
; -0.548 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.527      ;
; -0.548 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.082      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.084      ; 2.527      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.543 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.018      ; 2.458      ;
; -0.513 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.118      ; 1.608      ;
; -0.513 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.118      ; 1.608      ;
; -0.513 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; 0.118      ; 1.608      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.507 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.045      ; 2.449      ;
; -0.504 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.058      ; 2.459      ;
; -0.504 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.058      ; 2.459      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.501 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.919      ; 2.317      ;
; -0.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.317      ;
; -0.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.317      ;
; -0.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.317      ;
; -0.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.317      ;
; -0.486 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.934      ; 2.317      ;
; -0.471 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.100      ; 2.468      ;
; -0.471 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.100      ; 2.468      ;
; -0.451 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.031     ; 1.397      ;
; -0.446 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.106      ; 2.449      ;
; -0.446 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.106      ; 2.449      ;
; -0.440 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.121      ; 2.458      ;
; -0.440 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.121      ; 2.458      ;
; -0.440 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.121      ; 2.458      ;
; -0.440 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.121      ; 2.458      ;
; -0.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.129      ; 2.446      ;
; -0.420 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.129      ; 2.446      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.190 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.324      ; 1.111      ;
; 0.261 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.317      ; 1.033      ;
; 0.264 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.320      ; 1.033      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.271 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.024      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.003      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.003      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.003      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.003      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.003      ;
; 0.292 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.318      ; 1.003      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.275 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.330      ; 1.032      ;
; 0.275 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.330      ; 1.032      ;
; 0.283 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.338      ; 1.032      ;
; 0.287 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.331      ; 1.021      ;
; 0.287 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.331      ; 1.021      ;
; 0.287 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.331      ; 1.021      ;
; 0.287 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.331      ; 1.021      ;
; 0.287 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.331      ; 1.021      ;
; 0.287 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.331      ; 1.021      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.290 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.339      ; 1.026      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.337      ; 1.014      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.337      ; 1.014      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.337      ; 1.014      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.337      ; 1.014      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.337      ; 1.014      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 6.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.064      ;
; 6.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.064      ;
; 6.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.064      ;
; 6.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.064      ;
; 6.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.064      ;
; 6.991 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.072      ;
; 6.991 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.072      ;
; 6.991 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.072      ;
; 6.991 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.072      ;
; 7.000 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.062      ;
; 7.000 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.062      ;
; 7.000 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.062      ;
; 7.000 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.062      ;
; 7.006 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.116      ; 3.065      ;
; 7.006 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.116      ; 3.065      ;
; 7.006 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.116      ; 3.065      ;
; 7.006 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.116      ; 3.065      ;
; 7.013 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 3.064      ;
; 7.013 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 3.064      ;
; 7.013 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 3.064      ;
; 7.013 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 3.064      ;
; 7.054 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.063      ;
; 7.063 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.053      ;
; 7.069 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.116      ; 3.056      ;
; 7.076 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 3.055      ;
; 7.111 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.841      ;
; 7.111 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.841      ;
; 7.111 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.841      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.112 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.833      ;
; 7.122 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.826      ;
; 7.122 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.826      ;
; 7.122 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.826      ;
; 7.122 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.826      ;
; 7.122 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.828      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 2.832      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.825      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 2.827      ;
; 7.135 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 2.826      ;
; 7.229 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 2.834      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.293 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 0.864      ;
; 0.293 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 0.864      ;
; 0.293 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 0.864      ;
; 0.293 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 0.864      ;
; 0.293 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 0.864      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.306 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.458      ; 0.878      ;
; 0.307 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.457      ; 0.878      ;
; 0.313 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 0.877      ;
; 0.313 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 0.877      ;
; 0.313 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 0.877      ;
; 0.313 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 0.877      ;
; 0.313 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 0.877      ;
; 0.313 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.450      ; 0.877      ;
; 0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.449      ; 0.879      ;
; 0.316 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.449      ; 0.879      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.860      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.860      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.860      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.860      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.860      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.860      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.322 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.436      ; 0.872      ;
; 0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.435      ; 0.875      ;
; 0.327 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.438      ; 0.879      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.441      ; 0.957      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.627 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.177      ;
; 0.627 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.177      ;
; 0.627 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.177      ;
; 0.627 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.177      ;
; 0.627 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.177      ;
; 0.627 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.177      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.189      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.189      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.189      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.189      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.197      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.197      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.197      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.197      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.197      ;
; 0.647 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.386      ; 2.197      ;
; 0.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.362      ; 2.183      ;
; 0.657 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.362      ; 2.183      ;
; 0.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.209      ;
; 0.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.209      ;
; 0.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.209      ;
; 0.667 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.378      ; 2.209      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.362      ; 2.203      ;
; 0.677 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.362      ; 2.203      ;
; 0.678 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.356      ; 2.198      ;
; 0.678 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.356      ; 2.198      ;
; 0.698 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.356      ; 2.218      ;
; 0.698 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.356      ; 2.218      ;
; 0.713 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.313      ; 2.190      ;
; 0.713 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.313      ; 2.190      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.720 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.183      ;
; 0.733 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.313      ; 2.210      ;
; 0.733 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.313      ; 2.210      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.740 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.299      ; 2.203      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.754 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.189      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.774 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.271      ; 2.209      ;
; 0.842 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.190      ;
; 0.842 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.190      ;
; 0.842 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.190      ;
; 0.842 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.190      ;
; 0.842 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.858 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.168      ; 2.190      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.210      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.210      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.210      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.210      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.184      ; 2.210      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.873 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.340      ; 2.377      ;
; 0.875 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.338      ; 2.377      ;
; 0.875 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.338      ; 2.377      ;
; 0.875 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.338      ; 2.377      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.652 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.505      ;
; 0.660 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.520      ;
; 0.660 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.520      ;
; 0.660 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.520      ;
; 0.660 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.520      ;
; 0.662 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.515      ;
; 0.662 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.515      ;
; 0.662 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.515      ;
; 0.662 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.515      ;
; 0.664 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.517      ;
; 0.664 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.517      ;
; 0.664 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.517      ;
; 0.664 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.517      ;
; 0.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.532      ;
; 0.672 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.532      ;
; 0.698 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.557      ;
; 0.698 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.557      ;
; 0.698 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.557      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.713 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.566      ;
; 0.721 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.581      ;
; 0.721 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.581      ;
; 0.721 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.581      ;
; 0.721 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.581      ;
; 0.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.576      ;
; 0.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.576      ;
; 0.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.576      ;
; 0.723 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.576      ;
; 0.725 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.578      ;
; 0.725 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.578      ;
; 0.725 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.578      ;
; 0.725 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.578      ;
; 0.726 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.732      ;
; 0.726 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.732      ;
; 0.726 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.732      ;
; 0.726 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.732      ;
; 0.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.811      ; 1.750      ;
; 0.733 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.593      ;
; 0.733 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.670      ; 1.593      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.734 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.663      ; 1.587      ;
; 0.737 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.595      ;
; 0.737 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.595      ;
; 0.746 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.803      ; 1.745      ;
; 0.746 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.803      ; 1.745      ;
; 0.746 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.803      ; 1.745      ;
; 0.746 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.803      ; 1.745      ;
; 0.749 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.804      ; 1.763      ;
; 0.759 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.618      ;
; 0.759 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.618      ;
; 0.759 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.618      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.666      ; 1.624      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.658      ; 1.616      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.666      ; 1.624      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.658      ; 1.616      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.658      ; 1.616      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.658      ; 1.616      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.666      ; 1.624      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.658      ; 1.616      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.666      ; 1.624      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.774      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.774      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.774      ;
; 0.768 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.774      ;
; 0.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.774      ;
; 0.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.774      ;
; 0.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.774      ;
; 0.769 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.809      ; 1.774      ;
; 0.771 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.811      ; 1.792      ;
; 0.772 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.810      ; 1.792      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.721 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.413      ; 1.248      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.729 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.443      ;
; 0.735 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.399      ; 1.248      ;
; 0.735 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.399      ; 1.248      ;
; 0.735 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.399      ; 1.248      ;
; 0.735 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.399      ; 1.248      ;
; 0.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.443      ;
; 0.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.443      ;
; 0.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.443      ;
; 0.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.443      ;
; 0.743 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.443      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.747 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.441      ;
; 0.755 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.523      ; 2.442      ;
; 0.755 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.523      ; 2.442      ;
; 0.755 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.523      ; 2.442      ;
; 0.755 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.523      ; 2.442      ;
; 0.755 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.523      ; 2.442      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.515      ; 2.441      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.515      ; 2.441      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.515      ; 2.441      ;
; 0.764 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.369      ; 1.247      ;
; 0.764 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.369      ; 1.247      ;
; 0.764 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.369      ; 1.247      ;
; 0.764 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.369      ; 1.247      ;
; 0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.518      ; 2.448      ;
; 0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.518      ; 2.448      ;
; 0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.518      ; 2.448      ;
; 0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.518      ; 2.448      ;
; 0.766 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.518      ; 2.448      ;
; 0.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.507      ; 2.442      ;
; 0.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.507      ; 2.442      ;
; 0.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.507      ; 2.442      ;
; 0.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.507      ; 2.442      ;
; 0.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.507      ; 2.442      ;
; 0.771 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.507      ; 2.442      ;
; 0.772 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.359      ; 1.245      ;
; 0.778 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.355      ; 1.247      ;
; 0.778 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.355      ; 1.247      ;
; 0.778 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.355      ; 1.247      ;
; 0.778 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.355      ; 1.247      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.791 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.550      ; 2.505      ;
; 0.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.474      ; 2.442      ;
; 0.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.474      ; 2.442      ;
; 0.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.474      ; 2.442      ;
; 0.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.474      ; 2.442      ;
; 0.804 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.474      ; 2.442      ;
; 0.805 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.505      ;
; 0.805 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.505      ;
; 0.805 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.505      ;
; 0.805 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.505      ;
; 0.805 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.536      ; 2.505      ;
; 0.806 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.465      ; 2.435      ;
; 0.806 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.323      ; 1.243      ;
; 0.806 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.323      ; 1.243      ;
; 0.806 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.323      ; 1.243      ;
; 0.806 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.323      ; 1.243      ;
; 0.806 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.323      ; 1.243      ;
; 0.806 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.323      ; 1.243      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.466      ; 2.437      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.466      ; 2.437      ;
; 0.807 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.466      ; 2.437      ;
; 0.808 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.466      ; 2.438      ;
; 0.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.503      ;
; 0.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.503      ;
; 0.809 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.530      ; 2.503      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 0.969 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.410     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.172 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.613     ; 0.727      ;
; 1.252 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.612     ; 0.808      ;
; 1.252 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.612     ; 0.808      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.163 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.284      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.187 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.309      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.214 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.335      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.223 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.344      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.248 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.370      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.275 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.396      ;
; 1.391 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.505      ;
; 1.391 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.505      ;
; 1.391 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.505      ;
; 1.391 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.505      ;
; 1.391 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.505      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.399 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.520      ;
; 1.401 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.515      ;
; 1.401 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.515      ;
; 1.401 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.515      ;
; 1.401 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.515      ;
; 1.401 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.515      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
; 1.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.517      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+
; Clock                                                                         ; Setup    ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                              ; -4.745   ; -1.061 ; -4.860    ; 0.293   ; -3.201              ;
;  CLOCK_50                                                                     ; 13.401   ; 0.186  ; N/A       ; N/A     ; 9.435               ;
;  CMOS1_PCLK                                                                   ; -3.755   ; 0.145  ; -2.823    ; 0.627   ; -3.201              ;
;  CMOS2_PCLK                                                                   ; -3.616   ; 0.175  ; -3.200    ; 0.721   ; -3.201              ;
;  cmos2_reg_config:cmos_config_1|clock_20k                                     ; -4.745   ; 0.186  ; -0.352    ; 0.293   ; -1.487              ;
;  cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.379   ; 0.186  ; -0.592    ; 0.311   ; -1.487              ;
;  u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.203   ; 0.129  ; 3.308     ; 1.163   ; 4.665               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 29.874   ; 0.148  ; -4.860    ; 0.652   ; 19.530              ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.060    ; -1.061 ; -3.400    ; 0.969   ; 20.526              ;
; Design-wide TNS                                                               ; -723.784 ; -2.122 ; -1302.979 ; 0.0     ; -506.155            ;
;  CLOCK_50                                                                     ; 0.000    ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  CMOS1_PCLK                                                                   ; -201.234 ; 0.000  ; -219.571  ; 0.000   ; -184.220            ;
;  CMOS2_PCLK                                                                   ; -182.333 ; 0.000  ; -201.443  ; 0.000   ; -184.743            ;
;  cmos2_reg_config:cmos_config_1|clock_20k                                     ; -169.195 ; 0.000  ; -7.563    ; 0.000   ; -68.790             ;
;  cmos2_reg_config:cmos_config_2|clock_20k                                     ; -168.819 ; 0.000  ; -10.365   ; 0.000   ; -68.402             ;
;  u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.203   ; 0.000  ; 0.000     ; 0.000   ; 0.000               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.000    ; 0.000  ; -810.451  ; 0.000   ; 0.000               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.000    ; -2.122 ; -53.586   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_SCL     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_RESET   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_SCL     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_RESET   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_SDA     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_SDA     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_SDA               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_SDA               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_N                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iKEY                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_VSYNC             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_VSYNC             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_PCLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_PCLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_HREF              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_HREF              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3382     ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; CMOS1_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; CMOS2_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 1821     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1814     ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 11406    ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 424      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 23364    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3382     ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; CMOS1_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; CMOS2_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 1821     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1814     ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 11406    ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 424      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 23364    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CMOS1_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; CMOS2_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 140      ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 144      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 86       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 548      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CMOS1_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; CMOS2_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 140      ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 144      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 86       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 548      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 533   ; 533  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 470   ; 470  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                  ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                       ; Clock                                                                        ; Type      ; Status      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; Base      ; Constrained ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; Base      ; Constrained ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; Base      ; Constrained ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; Base      ; Constrained ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; Base      ; Constrained ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; Constrained ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; Constrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CMOS1_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iKEY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CMOS1_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_LDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_UDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CMOS1_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iKEY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CMOS1_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_LDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_UDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Apr 11 18:54:51 2022
Info: Command: quartus_sta OV5640 -c OV5640
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_gbo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]} {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]} {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name {u_clok_pll|altpll_component|auto_generated|pll1|clk[0]} {u_clok_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name {u_clok_pll|altpll_component|auto_generated|pll1|clk[1]} {u_clok_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK
    Info (332105): create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK
    Info (332105): create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1|clock_20k cmos2_reg_config:cmos_config_1|clock_20k
    Info (332105): create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2|clock_20k cmos2_reg_config:cmos_config_2|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.745            -169.195 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -4.379            -168.819 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -3.755            -201.234 CMOS1_PCLK 
    Info (332119):    -3.616            -182.333 CMOS2_PCLK 
    Info (332119):    -2.203              -2.203 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.265               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.401               0.000 CLOCK_50 
    Info (332119):    29.874               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.061              -2.122 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.396               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.432               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.434               0.000 CMOS1_PCLK 
    Info (332119):     0.453               0.000 CLOCK_50 
    Info (332119):     0.453               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.453               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.479               0.000 CMOS2_PCLK 
Info (332146): Worst-case recovery slack is -4.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.860            -810.451 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.400             -53.586 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.200            -201.443 CMOS2_PCLK 
    Info (332119):    -2.823            -219.571 CMOS1_PCLK 
    Info (332119):    -0.592             -10.365 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -0.352              -7.563 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     3.308               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.641               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.686               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     1.396               0.000 CMOS2_PCLK 
    Info (332119):     1.722               0.000 CMOS1_PCLK 
    Info (332119):     1.946               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.257               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.781               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -184.164 CMOS1_PCLK 
    Info (332119):    -3.201            -184.164 CMOS2_PCLK 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.687               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 CLOCK_50 
    Info (332119):    19.549               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.559               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.316            -154.015 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -4.022            -154.808 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -3.469            -183.292 CMOS1_PCLK 
    Info (332119):    -3.349            -165.703 CMOS2_PCLK 
    Info (332119):    -1.925              -1.925 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.318               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.744               0.000 CLOCK_50 
    Info (332119):    30.286               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.043              -2.086 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.373               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.384               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.387               0.000 CMOS1_PCLK 
    Info (332119):     0.401               0.000 CLOCK_50 
    Info (332119):     0.401               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.402               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.430               0.000 CMOS2_PCLK 
Info (332146): Worst-case recovery slack is -4.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.360            -746.187 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.077             -47.894 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.033            -180.842 CMOS2_PCLK 
    Info (332119):    -2.667            -199.713 CMOS1_PCLK 
    Info (332119):    -0.462              -7.322 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -0.208              -4.222 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     3.713               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.479               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.531               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     1.121               0.000 CMOS2_PCLK 
    Info (332119):     1.579               0.000 CMOS1_PCLK 
    Info (332119):     1.789               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.985               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.482               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -184.743 CMOS2_PCLK 
    Info (332119):    -3.201            -184.220 CMOS1_PCLK 
    Info (332119):    -1.487             -68.790 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.665               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.771               0.000 CLOCK_50 
    Info (332119):    19.530               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.526               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.473             -46.971 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.324             -46.314 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -1.092              -1.092 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.032             -40.624 CMOS1_PCLK 
    Info (332119):    -0.949             -29.968 CMOS2_PCLK 
    Info (332119):     0.060               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.196               0.000 CLOCK_50 
    Info (332119):    35.420               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.511              -1.022 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.129               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.145               0.000 CMOS1_PCLK 
    Info (332119):     0.148               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.175               0.000 CMOS2_PCLK 
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.186               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
Info (332146): Worst-case recovery slack is -2.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.187            -364.881 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.368             -21.518 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.004             -51.406 CMOS2_PCLK 
    Info (332119):    -0.690             -49.361 CMOS1_PCLK 
    Info (332119):     0.190               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.275               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     6.884               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.311               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.627               0.000 CMOS1_PCLK 
    Info (332119):     0.652               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.721               0.000 CMOS2_PCLK 
    Info (332119):     0.969               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.163               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -129.611 CMOS2_PCLK 
    Info (332119):    -3.000            -124.843 CMOS1_PCLK 
    Info (332119):    -1.000             -46.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.000             -46.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.733               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.435               0.000 CLOCK_50 
    Info (332119):    19.593               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.623               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Mon Apr 11 18:54:55 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


