Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Sep 27 15:59:05 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_6                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_25                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_2      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf                   | clkbufg_3         | ntclkbufg_0     | 453        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 153        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| N0                                              | N0                                              | 21         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 415        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| rd_rst                                          | u_ram_rd/N0                                     | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ram_wr/N27                                                       | u_ram_wr/N27_4                                                         | 1          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/N1095                          | u_CORES/u_debug_core_0/u0_trig_unit/N1095                              | 59         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444                        | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                    | u_CORES/u_debug_core_0/u_Storage_Condition/N448                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                    | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                    | u_CORES/u_debug_core_0/u_Storage_Condition/N452                        | 11         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                              | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403_inv            | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                    | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                               | clkbufg_3                                                                 | 453        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                 | 415        
| ntclkbufg_1                                                               | clkbufg_4                                                                 | 153        
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                      | 145        
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                  | 90         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | 66         
| u_CORES/u_debug_core_0/u0_trig_unit/N1095                                 | u_CORES/u_debug_core_0/u0_trig_unit/N1095                                 | 59         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                        | 42         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                   | 39         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                   | 39         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]               | 31         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]               | 31         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]               | 28         
| N0                                                                        | N0                                                                        | 21         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]             | 20         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini          | 19         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]             | 19         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                           | u_CORES/u_debug_core_0/u_Storage_Condition/N448                           | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                   | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                   | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                   | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]               | 13         
| u_ram_wr/N5                                                               | u_ram_wr/N5                                                               | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                           | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                         | 12         
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]             | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                           | u_CORES/u_debug_core_0/u_Storage_Condition/N444                           | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                           | u_CORES/u_debug_core_0/u_Storage_Condition/N452                           | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N278                          | u_CORES/u_debug_core_0/u_Storage_Condition/N461_13                        | 11         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1531                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_71                               | 11         
| nt_ram_wr_addr[0]                                                         | u_ram_wr/ram_wr_addr[0]                                                   | 11         
| u_CORES/capt_o                                                            | u_CORES/u_GTP_SCANCHAIN_PG                                                | 11         
| nt_ram_wr_addr[1]                                                         | u_ram_wr/ram_wr_addr[1]                                                   | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N651                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_2     | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1532                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_72                               | 10         
| nt_ram_wr_addr[2]                                                         | u_ram_wr/ram_wr_addr[2]                                                   | 9          
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]             | 9          
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]             | 9          
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]             | 9          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                       | 9          
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178_0                                                 | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]             | 9          
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]             | 9          
| nt_ram_rd_addr[0]                                                         | u_ram_rd/ram_rd_addr[0]                                                   | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]               | 8          
| nt_ram_wr_addr[3]                                                         | u_ram_wr/ram_wr_addr[3]                                                   | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]               | 8          
| u_CORES/u_debug_core_0/_N1573                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N258_1                           | 8          
| nt_ram_rd_addr[2]                                                         | u_ram_rd/ram_rd_addr[2]                                                   | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N103                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3                            | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N258                             | u_CORES/u_debug_core_0/u_hub_data_decode/N258_7                           | 8          
| rd_flag                                                                   | u_ram_wr/rd_flag                                                          | 8          
| nt_ram_rd_addr[1]                                                         | u_ram_rd/ram_rd_addr[1]                                                   | 7          
| nt_ram_wr_data[0]                                                         | u_ram_wr/ram_wr_data[0]                                                   | 7          
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]          | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]      | 7          
| nt_ram_rd_addr[3]                                                         | u_ram_rd/ram_rd_addr[3]                                                   | 7          
| nt_ram_wr_addr[4]                                                         | u_ram_wr/ram_wr_addr[4]                                                   | 7          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                         | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                 | 6          
| u_CORES/u_debug_core_0/trigger                                            | u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]                  | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]      | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]      | 6          
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]          | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                 | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]      | 6          
| nt_ram_wr_data[1]                                                         | u_ram_wr/ram_wr_data[1]                                                   | 6          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403_inv               | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                             | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                   | 6          
| nt_ram_wr_en                                                              | u_ram_wr/ram_wr_en                                                        | 6          
| nt_ram_rd_addr[4]                                                         | u_ram_rd/ram_rd_addr[4]                                                   | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]               | 6          
| u_CORES/u_jtag_hub/N180                                                   | u_CORES/u_jtag_hub/N180                                                   | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]               | 6          
| nt_ram_wr_data[4]                                                         | u_ram_wr/ram_wr_data[4]                                                   | 5          
| nt_ram_wr_data[3]                                                         | u_ram_wr/ram_wr_data[3]                                                   | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                   | 5          
| nt_ram_wr_data[5]                                                         | u_ram_wr/ram_wr_data[5]                                                   | 5          
| nt_ram_wr_data[6]                                                         | u_ram_wr/ram_wr_data[6]                                                   | 5          
| u_CORES/u_debug_core_0/conf_rden [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]                     | 5          
| nt_ram_wr_data[7]                                                         | u_ram_wr/ram_wr_data[7]                                                   | 5          
| nt_ram_wr_data[2]                                                         | u_ram_wr/ram_wr_data[2]                                                   | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1529                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_69                               | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1526                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_66                               | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                   | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N98                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_4                               | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]                 | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]                 | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]                 | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]                 | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]                 | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]                 | 5          
| u_CORES/u_debug_core_0/ram_radr [2]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]          | 5          
| u_CORES/u_debug_core_0/ram_radr [3]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]          | 5          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 612      | 33840         | 2                  
| LUT                   | 605      | 22560         | 3                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 4.5      | 60            | 8                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 29       | 226           | 13                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.09 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | E:/PDS/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.adf     
|            | E:/PDS/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.fic     
| Output     | E:/PDS/ip_2port_ram/prj/device_map/ip_2port_ram_map.adf     
|            | E:/PDS/ip_2port_ram/prj/device_map/ip_2port_ram_dmr.prt     
|            | E:/PDS/ip_2port_ram/prj/device_map/ip_2port_ram.dmr         
|            | E:/PDS/ip_2port_ram/prj/device_map/dmr.db                   
+---------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 222 MB
Total CPU time to dev_map completion : 0h:0m:3s
Process Total CPU time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:17s
