

VERILOG_SOURCES = $(shell pwd)/../alu.v

TOPLEVEL := alu
MODULE   := test

include $(shell cocotb-config --makefiles)/Makefile.sim