# Copyright 2022,2024 NXP
# SPDX-License-Identifier: Apache-2.0

if BOARD_S32Z2XXDC2_S32Z270_RTU0 || BOARD_S32Z2XXDC2_S32Z270_RTU1

config BUILD_OUTPUT_BIN
	default n

if SERIAL

config UART_INTERRUPT_DRIVEN
	default y

config UART_CONSOLE
	default y

endif # SERIAL

if SHELL

config SHELL_STACK_SIZE
	default 4096

endif # SHELL

configdefault NET_L2_ETHERNET
	default y  if !NET_LOOPBACK && !NET_TEST

if XIP
# Offset between CRAM AXIM and CRAM AXIF, code will be downloaded
# over AXIM interface
config BUILD_OUTPUT_ADJUST_LMA
	default "-0x47800000"

config CPU_CORTEX_R52_CACHE_SEGREGATION
	default y

config CPU_CORTEX_R52_ICACHE_FLASH_WAY
	default 4

config CPU_CORTEX_R52_DCACHE_FLASH_WAY
	default 1
endif # XIP

endif # BOARD_S32Z2XXDC2_S32Z270_RTU0 || BOARD_S32Z2XXDC2_S32Z270_RTU1
