#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5645b90bd400 .scope module, "processor" "processor" 2 437;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "finalOut"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "INS"
v0x5645b90ec3e0_0 .net "DATA_ADDR", 7 0, v0x5645b90c4c10_0;  1 drivers
v0x5645b90ec4d0_0 .net "IMMEDIATE", 7 0, v0x5645b90c5220_0;  1 drivers
o0x7f6383a8b078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5645b90ec5c0_0 .net "INS", 31 0, o0x7f6383a8b078;  0 drivers
v0x5645b90ec690_0 .net "INaddr", 7 0, v0x5645b90c7930_0;  1 drivers
v0x5645b90ec780_0 .net "OUT", 7 0, L_0x5645b90f11d0;  1 drivers
v0x5645b90ec8e0_0 .net "OUT1", 7 0, v0x5645b90eaf10_0;  1 drivers
v0x5645b90ec9a0_0 .net "OUT1addr", 7 0, v0x5645b90e8750_0;  1 drivers
v0x5645b90ecab0_0 .net "OUT2", 7 0, v0x5645b90eaff0_0;  1 drivers
v0x5645b90ecbc0_0 .net "OUT2addr", 7 0, v0x5645b90e8830_0;  1 drivers
v0x5645b90ecc80_0 .net "RESULT", 7 0, L_0x5645b90f1420;  1 drivers
v0x5645b90ecd90_0 .net "SELECT", 2 0, v0x5645b90e8910_0;  1 drivers
v0x5645b90ecea0_0 .net "addSubMUX", 0 0, v0x5645b90e8c30_0;  1 drivers
v0x5645b90ecf90_0 .net "addSubMUXout", 7 0, v0x5645b90eb5b0_0;  1 drivers
o0x7f6383a8b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5645b90ed080_0 .net "busy_wait", 0 0, o0x7f6383a8b168;  0 drivers
o0x7f6383a8b828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5645b90ed170_0 .net "clk", 0 0, o0x7f6383a8b828;  0 drivers
v0x5645b90ed210_0 .net "finalOut", 7 0, v0x5645b90e93b0_0;  1 drivers
v0x5645b90ed300_0 .net "imValueMUX", 0 0, v0x5645b90e8ab0_0;  1 drivers
v0x5645b90ed3f0_0 .net "immediateValue", 7 0, v0x5645b90ebca0_0;  1 drivers
v0x5645b90ed4e0_0 .net "read", 0 0, v0x5645b90e8b70_0;  1 drivers
o0x7f6383a8b528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5645b90ed580_0 .net "read_data", 7 0, o0x7f6383a8b528;  0 drivers
o0x7f6383a8be28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5645b90ed620_0 .net "rst", 0 0, o0x7f6383a8be28;  0 drivers
v0x5645b90ed6c0_0 .net "write", 0 0, v0x5645b90e8cf0_0;  1 drivers
v0x5645b90ed760_0 .net "writeRegMux", 0 0, v0x5645b90e8db0_0;  1 drivers
S_0x5645b90bd070 .scope module, "CU" "ControlUnit" 2 454, 2 125 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INS"
    .port_info 1 /OUTPUT 8 "OUT1addr"
    .port_info 2 /OUTPUT 8 "OUT2addr"
    .port_info 3 /OUTPUT 8 "IN_ADDR"
    .port_info 4 /OUTPUT 8 "IMMEDIATE"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 1 "twosCompMux"
    .port_info 7 /OUTPUT 1 "imValueMux"
    .port_info 8 /OUTPUT 1 "writeRegMux"
    .port_info 9 /OUTPUT 1 "read"
    .port_info 10 /OUTPUT 1 "write"
    .port_info 11 /OUTPUT 8 "DATA_ADDR"
    .port_info 12 /INPUT 1 "busy_wait"
v0x5645b90c4c10_0 .var "DATA_ADDR", 7 0;
v0x5645b90c5220_0 .var "IMMEDIATE", 7 0;
v0x5645b90c7890_0 .net "INS", 31 0, o0x7f6383a8b078;  alias, 0 drivers
v0x5645b90c7930_0 .var "IN_ADDR", 7 0;
v0x5645b90e8750_0 .var "OUT1addr", 7 0;
v0x5645b90e8830_0 .var "OUT2addr", 7 0;
v0x5645b90e8910_0 .var "SELECT", 2 0;
v0x5645b90e89f0_0 .net "busy_wait", 0 0, o0x7f6383a8b168;  alias, 0 drivers
v0x5645b90e8ab0_0 .var "imValueMux", 0 0;
v0x5645b90e8b70_0 .var "read", 0 0;
v0x5645b90e8c30_0 .var "twosCompMux", 0 0;
v0x5645b90e8cf0_0 .var "write", 0 0;
v0x5645b90e8db0_0 .var "writeRegMux", 0 0;
E_0x5645b9069db0 .event edge, v0x5645b90c7890_0;
S_0x5645b90e9010 .scope module, "datamux" "MUX" 2 463, 2 101 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x5645b90e91d0_0 .net "IN1", 7 0, L_0x5645b90f1420;  alias, 1 drivers
v0x5645b90e92d0_0 .net "IN2", 7 0, o0x7f6383a8b528;  alias, 0 drivers
v0x5645b90e93b0_0 .var "OUT", 7 0;
v0x5645b90e9470_0 .net "SELECT", 0 0, v0x5645b90e8db0_0;  alias, 1 drivers
E_0x5645b9069f00 .event edge, v0x5645b90e8db0_0, v0x5645b90e92d0_0, v0x5645b90e91d0_0;
S_0x5645b90e9570 .scope module, "myAlu" "ALU" 2 465, 2 1 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x5645b90f1270 .functor BUFZ 8, v0x5645b90ebca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5645b90f1300 .functor BUFZ 8, v0x5645b90eaff0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5645b90f1420 .functor BUFZ 8, v0x5645b90e9ce0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5645b90e9740_0 .net "DATA1", 7 0, v0x5645b90ebca0_0;  alias, 1 drivers
v0x5645b90e9840_0 .net "DATA2", 7 0, v0x5645b90eaff0_0;  alias, 1 drivers
v0x5645b90e9920_0 .net "RESULT", 7 0, L_0x5645b90f1420;  alias, 1 drivers
v0x5645b90e9a20_0 .net "SELECT", 2 0, v0x5645b90e8910_0;  alias, 1 drivers
v0x5645b90e9af0_0 .net "operand1", 7 0, L_0x5645b90f1270;  1 drivers
v0x5645b90e9c00_0 .net "operand2", 7 0, L_0x5645b90f1300;  1 drivers
v0x5645b90e9ce0_0 .var "out", 7 0;
E_0x5645b906a1e0 .event edge, v0x5645b90e9c00_0, v0x5645b90e9af0_0, v0x5645b90e8910_0;
S_0x5645b90e9e40 .scope module, "regFile" "regfile" 2 457, 2 31 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 8 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 8 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
v0x5645b90ea190_0 .net "IN", 7 0, v0x5645b90e93b0_0;  alias, 1 drivers
v0x5645b90ea270_0 .net "INaddr", 7 0, v0x5645b90c7930_0;  alias, 1 drivers
v0x5645b90ea340_0 .net "OUT1", 7 0, v0x5645b90eaf10_0;  alias, 1 drivers
v0x5645b90ea410_0 .net "OUT1addr", 7 0, v0x5645b90e8750_0;  alias, 1 drivers
v0x5645b90ea500_0 .net "OUT2", 7 0, v0x5645b90eaff0_0;  alias, 1 drivers
v0x5645b90ea5f0_0 .net "OUT2addr", 7 0, v0x5645b90e8830_0;  alias, 1 drivers
v0x5645b90ea6c0_0 .net "busy_wait", 0 0, o0x7f6383a8b168;  alias, 0 drivers
v0x5645b90ea790_0 .net "clk", 0 0, o0x7f6383a8b828;  alias, 0 drivers
v0x5645b90ea830_0 .var "reg1", 7 0;
v0x5645b90ea8f0_0 .var "reg2", 7 0;
v0x5645b90ea9d0_0 .var "reg3", 7 0;
v0x5645b90eaab0_0 .var "reg4", 7 0;
v0x5645b90eab90_0 .var "reg5", 7 0;
v0x5645b90eac70_0 .var "reg6", 7 0;
v0x5645b90ead50_0 .var "reg7", 7 0;
v0x5645b90eae30_0 .var "reg8", 7 0;
v0x5645b90eaf10_0 .var "res1", 7 0;
v0x5645b90eaff0_0 .var "res2", 7 0;
E_0x5645b90cad60 .event posedge, v0x5645b90ea790_0;
E_0x5645b90cb3f0 .event negedge, v0x5645b90ea790_0;
S_0x5645b90eb1d0 .scope module, "source1mux" "MUX" 2 461, 2 101 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x5645b90eb3e0_0 .net "IN1", 7 0, v0x5645b90eaf10_0;  alias, 1 drivers
v0x5645b90eb4f0_0 .net "IN2", 7 0, L_0x5645b90f11d0;  alias, 1 drivers
v0x5645b90eb5b0_0 .var "OUT", 7 0;
v0x5645b90eb6a0_0 .net "SELECT", 0 0, v0x5645b90e8c30_0;  alias, 1 drivers
E_0x5645b90cb8a0 .event edge, v0x5645b90e8c30_0, v0x5645b90eb4f0_0, v0x5645b90ea340_0;
S_0x5645b90eb800 .scope module, "source2mux" "MUX" 2 462, 2 101 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x5645b90ebac0_0 .net "IN1", 7 0, v0x5645b90c5220_0;  alias, 1 drivers
v0x5645b90ebbd0_0 .net "IN2", 7 0, v0x5645b90eb5b0_0;  alias, 1 drivers
v0x5645b90ebca0_0 .var "OUT", 7 0;
v0x5645b90ebda0_0 .net "SELECT", 0 0, v0x5645b90e8ab0_0;  alias, 1 drivers
E_0x5645b90eba40 .event edge, v0x5645b90e8ab0_0, v0x5645b90eb5b0_0, v0x5645b90c5220_0;
S_0x5645b90ebec0 .scope module, "twosComp" "TwosComp" 2 459, 2 117 0, S_0x5645b90bd400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x5645b90ec0f0_0 .net "IN", 7 0, v0x5645b90eaf10_0;  alias, 1 drivers
v0x5645b90ec220_0 .net "OUT", 7 0, L_0x5645b90f11d0;  alias, 1 drivers
L_0x7f6383a42018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5645b90ec2e0_0 .net *"_s0", 7 0, L_0x7f6383a42018;  1 drivers
L_0x5645b90f11d0 .arith/sub 8, L_0x7f6383a42018, v0x5645b90eaf10_0;
S_0x5645b90be4b0 .scope module, "testDM" "testDM" 2 543;
 .timescale 0 0;
v0x5645b90f0500_0 .var "DATA_ADDR", 7 0;
v0x5645b90f0610_0 .var "RESULT", 7 0;
v0x5645b90f06e0_0 .net "address_mem", 6 0, v0x5645b90ee500_0;  1 drivers
v0x5645b90f07b0_0 .net "busy_wait", 0 0, v0x5645b90efe30_0;  1 drivers
v0x5645b90f08a0_0 .var "clk", 0 0;
v0x5645b90f09e0_0 .var "read", 0 0;
v0x5645b90f0a80_0 .net "read_data", 7 0, v0x5645b90eec50_0;  1 drivers
v0x5645b90f0b20_0 .net "read_data_mem", 15 0, v0x5645b90f01a0_0;  1 drivers
v0x5645b90f0c10_0 .net "read_mem", 0 0, v0x5645b90eee10_0;  1 drivers
v0x5645b90f0d40_0 .var "rst", 0 0;
v0x5645b90f0e30_0 .var "write", 0 0;
v0x5645b90f0ed0_0 .net "write_data_mem", 15 0, v0x5645b90ef640_0;  1 drivers
v0x5645b90f0fc0_0 .net "write_mem", 0 0, v0x5645b90ef720_0;  1 drivers
S_0x5645b90ed8b0 .scope module, "cacheMem" "cache" 2 554, 2 238 0, S_0x5645b90be4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /INPUT 1 "busy_wait"
    .port_info 8 /OUTPUT 1 "read_mem"
    .port_info 9 /OUTPUT 1 "write_mem"
    .port_info 10 /OUTPUT 7 "address_mem"
    .port_info 11 /OUTPUT 16 "write_data_mem"
    .port_info 12 /INPUT 16 "read_data_mem"
v0x5645b90ee420_0 .net "address", 7 0, v0x5645b90f0500_0;  1 drivers
v0x5645b90ee500_0 .var "address_mem", 6 0;
v0x5645b90ee5e0_0 .net "busy_wait", 0 0, v0x5645b90efe30_0;  alias, 1 drivers
v0x5645b90ee680_0 .var "cacheRow", 21 0;
v0x5645b90ee760_0 .net "clk", 0 0, v0x5645b90f08a0_0;  1 drivers
v0x5645b90ee870_0 .var "hit", 0 0;
v0x5645b90ee930_0 .var/i "i", 31 0;
v0x5645b90eea10_0 .var "match", 0 0;
v0x5645b90eead0 .array "memory_array", 0 255, 21 0;
v0x5645b90eeb90_0 .net "read", 0 0, v0x5645b90f09e0_0;  1 drivers
v0x5645b90eec50_0 .var "read_data", 7 0;
v0x5645b90eed30_0 .net "read_data_mem", 15 0, v0x5645b90f01a0_0;  alias, 1 drivers
v0x5645b90eee10_0 .var "read_mem", 0 0;
v0x5645b90eeed0_0 .net "requiredBlock", 7 0, L_0x5645b90f1720;  1 drivers
v0x5645b90eef90_0 .net "rst", 0 0, v0x5645b90f0d40_0;  1 drivers
v0x5645b90ef030_0 .net "tag1", 3 0, L_0x5645b90f1490;  1 drivers
v0x5645b90ef110_0 .net "tag2", 3 0, L_0x5645b90f1560;  1 drivers
v0x5645b90ef300_0 .var "temp", 21 0;
v0x5645b90ef3e0_0 .net "validBit", 0 0, L_0x5645b90f1630;  1 drivers
v0x5645b90ef4a0_0 .net "write", 0 0, v0x5645b90f0e30_0;  1 drivers
v0x5645b90ef560_0 .net "write_data", 7 0, v0x5645b90f0610_0;  1 drivers
v0x5645b90ef640_0 .var "write_data_mem", 15 0;
v0x5645b90ef720_0 .var "write_mem", 0 0;
E_0x5645b90edc50/0 .event edge, v0x5645b90ef3e0_0, v0x5645b90ee870_0, v0x5645b90eed30_0, v0x5645b90ee5e0_0;
E_0x5645b90edc50/1 .event edge, v0x5645b90ef030_0, v0x5645b90eea10_0, v0x5645b90ee420_0, v0x5645b90ef4a0_0;
E_0x5645b90edc50/2 .event edge, v0x5645b90eeb90_0;
E_0x5645b90edc50 .event/or E_0x5645b90edc50/0, E_0x5645b90edc50/1, E_0x5645b90edc50/2;
E_0x5645b90edd00 .event posedge, v0x5645b90eef90_0;
L_0x5645b90f1490 .part v0x5645b90ee680_0, 16, 4;
L_0x5645b90f1560 .part v0x5645b90f0500_0, 1, 4;
L_0x5645b90f1630 .part v0x5645b90ee680_0, 21, 1;
L_0x5645b90f17e0 .part v0x5645b90ee680_0, 0, 16;
L_0x5645b90f18b0 .part v0x5645b90f0500_0, 0, 1;
S_0x5645b90edd60 .scope module, "fetch" "fetchBlock" 2 278, 2 415 0, S_0x5645b90ed8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "offset"
    .port_info 2 /OUTPUT 8 "out"
L_0x5645b90f1720 .functor BUFZ 8, v0x5645b90ee040_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5645b90ee040_0 .var "block", 7 0;
v0x5645b90ee140_0 .net "data", 15 0, L_0x5645b90f17e0;  1 drivers
v0x5645b90ee220_0 .net "offset", 0 0, L_0x5645b90f18b0;  1 drivers
v0x5645b90ee2c0_0 .net "out", 7 0, L_0x5645b90f1720;  alias, 1 drivers
E_0x5645b90edfc0 .event edge, v0x5645b90ee140_0;
S_0x5645b90ef9f0 .scope module, "mem" "data_mem" 2 555, 2 182 0, S_0x5645b90be4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 7 "address"
    .port_info 5 /INPUT 16 "write_data"
    .port_info 6 /OUTPUT 16 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x5645b90efd50_0 .net "address", 6 0, v0x5645b90ee500_0;  alias, 1 drivers
v0x5645b90efe30_0 .var "busy_wait", 0 0;
v0x5645b90efed0_0 .net "clk", 0 0, v0x5645b90f08a0_0;  alias, 1 drivers
v0x5645b90eff70_0 .var/i "i", 31 0;
v0x5645b90f0010 .array "memory_array", 0 255, 15 0;
v0x5645b90f0100_0 .net "read", 0 0, v0x5645b90eee10_0;  alias, 1 drivers
v0x5645b90f01a0_0 .var "read_data", 15 0;
v0x5645b90f0240_0 .net "rst", 0 0, v0x5645b90f0d40_0;  alias, 1 drivers
v0x5645b90f02e0_0 .net "write", 0 0, v0x5645b90ef720_0;  alias, 1 drivers
v0x5645b90f03b0_0 .net "write_data", 15 0, v0x5645b90ef640_0;  alias, 1 drivers
E_0x5645b90efcb0/0 .event edge, v0x5645b90ef640_0, v0x5645b90ee500_0, v0x5645b90ef720_0, v0x5645b90eee10_0;
E_0x5645b90efcb0/1 .event edge, v0x5645b90eef90_0;
E_0x5645b90efcb0 .event/or E_0x5645b90efcb0/0, E_0x5645b90efcb0/1;
E_0x5645b90efcf0 .event posedge, v0x5645b90ee760_0;
    .scope S_0x5645b90bd070;
T_0 ;
    %wait E_0x5645b9069db0;
    %load/vec4 v0x5645b90e89f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0x5645b90e8910_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5645b90c5220_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5645b90e8750_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5645b90e8830_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5645b90c7930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90e8c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90e8ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90e8db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90e8b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90e8cf0_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5645b90c4c10_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90e8ab0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90e8c30_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90e8b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90e8db0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90e8cf0_0, 0;
    %load/vec4 v0x5645b90c7890_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5645b90c4c10_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5645b90e9e40;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90ea830_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5645b90e9e40;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90ea8f0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5645b90e9e40;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90ea9d0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x5645b90e9e40;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90eaab0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5645b90e9e40;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90eab90_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x5645b90e9e40;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90eac70_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x5645b90e9e40;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90ead50_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x5645b90e9e40;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5645b90eae30_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x5645b90e9e40;
T_9 ;
    %wait E_0x5645b90cb3f0;
    %load/vec4 v0x5645b90ea6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5645b90ea270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90ea830_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90ea8f0_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90ea9d0_0, 0, 8;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90eaab0_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90eab90_0, 0, 8;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90eac70_0, 0, 8;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90ead50_0, 0, 8;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x5645b90ea190_0;
    %store/vec4 v0x5645b90eae30_0, 0, 8;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5645b90e9e40;
T_10 ;
    %wait E_0x5645b90cad60;
    %load/vec4 v0x5645b90ea410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x5645b90ea830_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x5645b90ea8f0_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x5645b90ea9d0_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5645b90eaab0_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x5645b90eab90_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5645b90eac70_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x5645b90ead50_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x5645b90eae30_0;
    %store/vec4 v0x5645b90eaf10_0, 0, 8;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5645b90ea5f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.9 ;
    %load/vec4 v0x5645b90ea830_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.10 ;
    %load/vec4 v0x5645b90ea8f0_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.11 ;
    %load/vec4 v0x5645b90ea9d0_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.12 ;
    %load/vec4 v0x5645b90eaab0_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.13 ;
    %load/vec4 v0x5645b90eab90_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x5645b90eac70_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x5645b90ead50_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x5645b90eae30_0;
    %store/vec4 v0x5645b90eaff0_0, 0, 8;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5645b90eb1d0;
T_11 ;
    %wait E_0x5645b90cb8a0;
    %load/vec4 v0x5645b90eb6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x5645b90eb3e0_0;
    %assign/vec4 v0x5645b90eb5b0_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x5645b90eb4f0_0;
    %assign/vec4 v0x5645b90eb5b0_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5645b90eb800;
T_12 ;
    %wait E_0x5645b90eba40;
    %load/vec4 v0x5645b90ebda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x5645b90ebac0_0;
    %assign/vec4 v0x5645b90ebca0_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x5645b90ebbd0_0;
    %assign/vec4 v0x5645b90ebca0_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5645b90e9010;
T_13 ;
    %wait E_0x5645b9069f00;
    %load/vec4 v0x5645b90e9470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x5645b90e91d0_0;
    %assign/vec4 v0x5645b90e93b0_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x5645b90e92d0_0;
    %assign/vec4 v0x5645b90e93b0_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5645b90e9570;
T_14 ;
    %wait E_0x5645b906a1e0;
    %load/vec4 v0x5645b90e9a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x5645b90e9af0_0;
    %store/vec4 v0x5645b90e9ce0_0, 0, 8;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x5645b90e9af0_0;
    %load/vec4 v0x5645b90e9c00_0;
    %add;
    %store/vec4 v0x5645b90e9ce0_0, 0, 8;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x5645b90e9af0_0;
    %load/vec4 v0x5645b90e9c00_0;
    %and;
    %store/vec4 v0x5645b90e9ce0_0, 0, 8;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x5645b90e9af0_0;
    %load/vec4 v0x5645b90e9c00_0;
    %or;
    %store/vec4 v0x5645b90e9ce0_0, 0, 8;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x5645b90e9af0_0;
    %store/vec4 v0x5645b90e9ce0_0, 0, 8;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x5645b90e9af0_0;
    %store/vec4 v0x5645b90e9ce0_0, 0, 8;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5645b90edd60;
T_15 ;
    %wait E_0x5645b90edfc0;
    %load/vec4 v0x5645b90ee220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5645b90ee140_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5645b90ee040_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5645b90ee140_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5645b90ee040_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5645b90ed8b0;
T_16 ;
    %wait E_0x5645b90edd00;
    %load/vec4 v0x5645b90eef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5645b90ee930_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5645b90ee930_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 3102037, 0, 22;
    %ix/getv/s 3, v0x5645b90ee930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5645b90eead0, 0, 4;
    %load/vec4 v0x5645b90ee930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5645b90ee930_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5645b90ed8b0;
T_17 ;
    %wait E_0x5645b90edc50;
    %load/vec4 v0x5645b90ee420_0;
    %parti/s 3, 5, 4;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5645b90eead0, 4;
    %store/vec4 v0x5645b90ee680_0, 0, 22;
    %load/vec4 v0x5645b90ef030_0;
    %load/vec4 v0x5645b90ef110_0;
    %xor;
    %nor/r;
    %load/vec4 v0x5645b90ef3e0_0;
    %and;
    %store/vec4 v0x5645b90ee870_0, 0, 1;
    %load/vec4 v0x5645b90ef4a0_0;
    %load/vec4 v0x5645b90eeb90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5645b90ee870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5645b90ee680_0, 4, 5;
    %load/vec4 v0x5645b90ee420_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x5645b90ef560_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5645b90ee680_0, 4, 5;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5645b90ef560_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5645b90ee680_0, 4, 5;
T_17.5 ;
T_17.2 ;
    %load/vec4 v0x5645b90ee870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x5645b90ee420_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x5645b90ef560_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5645b90ee680_0, 4, 5;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5645b90ef560_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5645b90ee680_0, 4, 5;
T_17.9 ;
T_17.6 ;
T_17.0 ;
    %load/vec4 v0x5645b90ef4a0_0;
    %nor/r;
    %load/vec4 v0x5645b90eeb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x5645b90ee870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.12, 4;
    %vpi_call 2 347 "$display", "its a hit %b", v0x5645b90ee870_0 {0 0 0};
T_17.12 ;
    %load/vec4 v0x5645b90eeed0_0;
    %cassign/vec4 v0x5645b90eec50_0;
    %cassign/link v0x5645b90eec50_0, v0x5645b90eeed0_0;
    %load/vec4 v0x5645b90ee870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.14, 4;
    %vpi_call 2 362 "$display", "its a miss" {0 0 0};
    %load/vec4 v0x5645b90ef030_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5645b90ee680_0, 4, 4;
    %load/vec4 v0x5645b90ee680_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.16, 4;
    %load/vec4 v0x5645b90ee420_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x5645b90ee500_0, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5645b90eee10_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5645b90ef720_0;
    %load/vec4 v0x5645b90ee5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5645b90ef300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5645b90ef300_0, 4, 1;
    %load/vec4 v0x5645b90ee420_0;
    %parti/s 4, 1, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5645b90ef300_0, 4, 4;
    %load/vec4 v0x5645b90eed30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5645b90ef300_0, 4, 16;
    %load/vec4 v0x5645b90ef300_0;
    %load/vec4 v0x5645b90ee420_0;
    %parti/s 3, 5, 4;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5645b90eead0, 4, 0;
    %load/vec4 v0x5645b90ef300_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5645b90ee680_0, 4, 1;
T_17.16 ;
T_17.14 ;
T_17.10 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5645b90ef9f0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5645b90efe30_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5645b90ef9f0;
T_19 ;
    %wait E_0x5645b90edd00;
    %load/vec4 v0x5645b90f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5645b90eff70_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5645b90eff70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5645b90eff70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5645b90f0010, 0, 4;
    %load/vec4 v0x5645b90eff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5645b90eff70_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5645b90ef9f0;
T_20 ;
    %wait E_0x5645b90efcb0;
    %load/vec4 v0x5645b90f02e0_0;
    %load/vec4 v0x5645b90f0100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90efe30_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5645b90efcf0;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5645b90f03b0_0;
    %load/vec4 v0x5645b90efd50_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5645b90f0010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90efe30_0, 0;
T_20.0 ;
    %load/vec4 v0x5645b90f02e0_0;
    %nor/r;
    %load/vec4 v0x5645b90f0100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call 2 223 "$display", "requesting a read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b90efe30_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.7, 5;
    %jmp/1 T_20.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5645b90efcf0;
    %jmp T_20.6;
T_20.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5645b90efd50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5645b90f0010, 4;
    %store/vec4 v0x5645b90f01a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b90efe30_0, 0;
    %vpi_call 2 231 "$display", "requested read data= %b ", v0x5645b90f01a0_0 {0 0 0};
T_20.4 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5645b90be4b0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5645b90f08a0_0, 0, 1;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v0x5645b90f08a0_0;
    %inv;
    %store/vec4 v0x5645b90f08a0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x5645b90be4b0;
T_22 ;
    %vpi_call 2 563 "$display", "\012Printing The results of MUX that is before register file( output from ALU OR DM )\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5645b90f0d40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5645b90f0d40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5645b90f0d40_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5645b90f0500_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5645b90f09e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5645b90f0e30_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 573 "$display", "After 1 CC1\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %pushi/vec4 156, 0, 8;
    %store/vec4 v0x5645b90f0500_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 576 "$display", "After 1 CC2\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 580 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 583 "$display", "After 1 CC5\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5645b90f0500_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 587 "$display", "After 1 CC6\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %pushi/vec4 156, 0, 8;
    %store/vec4 v0x5645b90f0500_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 591 "$display", "After 1 CC6\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x5645b90f0500_0, 0, 8;
    %delay 2000, 0;
    %vpi_call 2 595 "$display", "After 1 CC4\011%b | busywait= %b\012", v0x5645b90f0a80_0, v0x5645b90f07b0_0 {0 0 0};
    %vpi_call 2 638 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor(Group4).v";
