

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Sat Nov  4 22:07:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  25306711|  25307476|  0.253 sec|  0.253 sec|  25306711|  25307476|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  25306710|  25307475|  297726 ~ 297735|          -|          -|    85|        no|
        | + IN_ROW   |    236448|    236448|             2463|          -|          -|    96|        no|
        | + EXPORTH  |      3134|      3142|             1567|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 13 
16 --> 17 24 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 33 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 16 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 38 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_23, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_30, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_26, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 42 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 43 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 44 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 45 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 47 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 48 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %h" [src/conv3.cpp:30]   --->   Operation 49 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_IN" [src/conv3.cpp:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv3.cpp:30]   --->   Operation 51 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:30]   --->   Operation 52 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TILE_IN.split, void %for.end77" [src/conv3.cpp:30]   --->   Operation 53 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [src/conv3.cpp:66]   --->   Operation 54 'ret' 'ret_ln66' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 55 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 57 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 58 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 59 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 60 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 61 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 62 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 63 [2/2] (4.44ns)   --->   "%call_ln33 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %input_fm_buffer" [src/conv3.cpp:33]   --->   Operation 63 'call' 'call_ln33' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln117 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 64 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i8 %h_2" [src/conv3.cpp:130->src/conv3.cpp:63]   --->   Operation 65 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:30]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:30]   --->   Operation 67 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln33 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %input_fm_buffer" [src/conv3.cpp:33]   --->   Operation 68 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln117 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 69 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln37 = br void %COL" [src/conv3.cpp:37]   --->   Operation 70 'br' 'br_ln37' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 2.40>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i7 %add_ln37_1, void %for.inc63, i7 0, void %TILE_IN.split" [src/conv3.cpp:37]   --->   Operation 71 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln37_1, void %for.inc63, i6 0, void %TILE_IN.split" [src/conv3.cpp:37]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%r = phi i2 %indvars_iv_next77, void %for.inc63, i2 0, void %TILE_IN.split" [src/conv3.cpp:37]   --->   Operation 73 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.77ns)   --->   "%icmp_ln37 = icmp_eq  i7 %indvar_flatten67, i7 96" [src/conv3.cpp:37]   --->   Operation 74 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln37_1 = add i7 %indvar_flatten67, i7 1" [src/conv3.cpp:37]   --->   Operation 75 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc63, void %RELU.0.i.preheader" [src/conv3.cpp:37]   --->   Operation 76 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln37 = add i6 %i, i6 1" [src/conv3.cpp:37]   --->   Operation 77 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (0.54ns)   --->   "%icmp_ln39 = icmp_eq  i2 %r, i2 3" [src/conv3.cpp:39]   --->   Operation 78 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.17ns)   --->   "%select_ln37 = select i1 %icmp_ln39, i2 0, i2 %r" [src/conv3.cpp:37]   --->   Operation 79 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.38ns)   --->   "%select_ln37_1 = select i1 %icmp_ln39, i6 %add_ln37, i6 %i" [src/conv3.cpp:37]   --->   Operation 80 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %select_ln37_1" [src/conv3.cpp:37]   --->   Operation 81 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 82 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 83 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:37]   --->   Operation 83 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 84 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 85 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:37]   --->   Operation 85 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 86 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv3.cpp:37]   --->   Operation 87 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 88 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv3.cpp:37]   --->   Operation 89 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 90 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 91 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv3.cpp:37]   --->   Operation 91 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 92 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:37]   --->   Operation 93 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 94 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:37]   --->   Operation 95 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 96 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 97 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv3.cpp:37]   --->   Operation 97 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 98 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv3.cpp:37]   --->   Operation 99 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 100 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv3.cpp:37]   --->   Operation 101 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 102 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 103 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:37]   --->   Operation 103 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 104 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 105 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:37]   --->   Operation 105 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 106 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr" [src/conv3.cpp:37]   --->   Operation 107 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 108 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 109 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr" [src/conv3.cpp:37]   --->   Operation 109 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 110 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 111 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr" [src/conv3.cpp:37]   --->   Operation 111 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 112 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 113 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr" [src/conv3.cpp:37]   --->   Operation 113 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 114 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 115 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr" [src/conv3.cpp:37]   --->   Operation 115 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 116 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr" [src/conv3.cpp:37]   --->   Operation 117 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 118 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 119 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr" [src/conv3.cpp:37]   --->   Operation 119 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 120 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr" [src/conv3.cpp:37]   --->   Operation 121 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 122 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr" [src/conv3.cpp:37]   --->   Operation 123 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 124 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr" [src/conv3.cpp:37]   --->   Operation 125 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 126 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 127 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr" [src/conv3.cpp:37]   --->   Operation 127 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 128 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr" [src/conv3.cpp:37]   --->   Operation 129 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 130 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 131 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr" [src/conv3.cpp:37]   --->   Operation 131 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0.i" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 132 'br' 'br_ln134' <Predicate = (icmp_ln37)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 5.79>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %select_ln37_1" [src/conv3.cpp:54]   --->   Operation 133 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln37_1, i3 0" [src/conv3.cpp:54]   --->   Operation 134 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i9 %tmp_s" [src/conv3.cpp:54]   --->   Operation 135 'zext' 'zext_ln54_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.77ns)   --->   "%sub_ln54 = sub i10 %zext_ln54_38, i10 %zext_ln54" [src/conv3.cpp:54]   --->   Operation 136 'sub' 'sub_ln54' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%sub_ln54_cast = sext i10 %sub_ln54" [src/conv3.cpp:54]   --->   Operation 137 'sext' 'sub_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:37]   --->   Operation 138 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 139 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:37]   --->   Operation 139 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 140 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv3.cpp:37]   --->   Operation 140 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 141 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv3.cpp:37]   --->   Operation 141 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 142 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv3.cpp:37]   --->   Operation 142 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 143 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:37]   --->   Operation 143 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 144 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:37]   --->   Operation 144 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 145 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv3.cpp:37]   --->   Operation 145 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 146 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv3.cpp:37]   --->   Operation 146 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 147 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv3.cpp:37]   --->   Operation 147 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 148 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:37]   --->   Operation 148 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 149 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:37]   --->   Operation 149 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 150 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr" [src/conv3.cpp:37]   --->   Operation 150 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 151 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr" [src/conv3.cpp:37]   --->   Operation 151 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 152 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr" [src/conv3.cpp:37]   --->   Operation 152 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 153 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr" [src/conv3.cpp:37]   --->   Operation 153 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 154 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr" [src/conv3.cpp:37]   --->   Operation 154 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 155 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr" [src/conv3.cpp:37]   --->   Operation 155 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 156 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr" [src/conv3.cpp:37]   --->   Operation 156 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 157 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr" [src/conv3.cpp:37]   --->   Operation 157 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 158 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr" [src/conv3.cpp:37]   --->   Operation 158 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 159 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr" [src/conv3.cpp:37]   --->   Operation 159 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 160 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr" [src/conv3.cpp:37]   --->   Operation 160 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 161 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr" [src/conv3.cpp:37]   --->   Operation 161 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 162 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr" [src/conv3.cpp:37]   --->   Operation 162 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i2 %select_ln37" [src/conv3.cpp:54]   --->   Operation 163 'zext' 'zext_ln54_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i2 %select_ln37" [src/conv3.cpp:54]   --->   Operation 164 'zext' 'zext_ln54_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln54_1 = add i11 %sub_ln54_cast, i11 %zext_ln54_40" [src/conv3.cpp:54]   --->   Operation 165 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%add_ln54_1_cast = sext i11 %add_ln54_1" [src/conv3.cpp:54]   --->   Operation 166 'sext' 'add_ln54_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (2.14ns)   --->   "%mul_ln54 = mul i16 %add_ln54_1_cast, i16 259" [src/conv3.cpp:54]   --->   Operation 167 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %select_ln37, i8 0" [src/conv3.cpp:37]   --->   Operation 168 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.78ns)   --->   "%empty_329 = sub i10 %tmp_24, i10 %zext_ln54_39" [src/conv3.cpp:37]   --->   Operation 169 'sub' 'empty_329' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i2 %select_ln37" [src/conv3.cpp:39]   --->   Operation 170 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.54ns)   --->   "%indvars_iv_next77 = add i2 %select_ln37, i2 1" [src/conv3.cpp:37]   --->   Operation 171 'add' 'indvars_iv_next77' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i2 %indvars_iv_next77" [src/conv3.cpp:54]   --->   Operation 172 'zext' 'zext_ln54_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.78ns)   --->   "%add_ln54_2 = add i11 %sub_ln54_cast, i11 %zext_ln54_41" [src/conv3.cpp:54]   --->   Operation 173 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%add_ln54_2_cast = sext i11 %add_ln54_2" [src/conv3.cpp:54]   --->   Operation 174 'sext' 'add_ln54_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (2.14ns)   --->   "%mul_ln54_1 = mul i16 %add_ln54_2_cast, i16 259" [src/conv3.cpp:54]   --->   Operation 175 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.67ns)   --->   "%empty_330 = add i3 %zext_ln39, i3 2" [src/conv3.cpp:39]   --->   Operation 176 'add' 'empty_330' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i3 %empty_330" [src/conv3.cpp:54]   --->   Operation 177 'zext' 'zext_ln54_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln54_3 = add i11 %sub_ln54_cast, i11 %zext_ln54_42" [src/conv3.cpp:54]   --->   Operation 178 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%add_ln54_3_cast = sext i11 %add_ln54_3" [src/conv3.cpp:54]   --->   Operation 179 'sext' 'add_ln54_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (2.14ns)   --->   "%mul_ln54_2 = mul i16 %add_ln54_3_cast, i16 259" [src/conv3.cpp:54]   --->   Operation 180 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.67ns)   --->   "%empty_331 = add i3 %zext_ln39, i3 3" [src/conv3.cpp:39]   --->   Operation 181 'add' 'empty_331' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i3 %empty_331" [src/conv3.cpp:54]   --->   Operation 182 'zext' 'zext_ln54_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.78ns)   --->   "%add_ln54_4 = add i11 %sub_ln54_cast, i11 %zext_ln54_43" [src/conv3.cpp:54]   --->   Operation 183 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i11 %add_ln54_4" [src/conv3.cpp:41]   --->   Operation 184 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (2.14ns)   --->   "%mul_ln41 = mul i16 %sext_ln41, i16 259" [src/conv3.cpp:41]   --->   Operation 185 'mul' 'mul_ln41' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln41_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln37" [src/conv3.cpp:54]   --->   Operation 186 'bitconcatenate' 'zext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i3 %zext_ln41_cast" [src/conv3.cpp:54]   --->   Operation 187 'zext' 'zext_ln54_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln54_5 = add i11 %sub_ln54_cast, i11 %zext_ln54_44" [src/conv3.cpp:54]   --->   Operation 188 'add' 'add_ln54_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i11 %add_ln54_5" [src/conv3.cpp:41]   --->   Operation 189 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (2.14ns)   --->   "%mul_ln41_1 = mul i16 %sext_ln41_1, i16 259" [src/conv3.cpp:41]   --->   Operation 190 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [2/2] (2.09ns)   --->   "%call_ln54 = call void @conv3_Pipeline_COL, i16 %mul_ln54, i16 %mul_ln54_1, i16 %mul_ln54_2, i16 %mul_ln41, i16 %mul_ln41_1, i10 %empty_329, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/conv3.cpp:54]   --->   Operation 191 'call' 'call_ln54' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_str"   --->   Operation 192 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96"   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv3.cpp:39]   --->   Operation 194 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln54 = call void @conv3_Pipeline_COL, i16 %mul_ln54, i16 %mul_ln54_1, i16 %mul_ln54_2, i16 %mul_ln41, i16 %mul_ln41_1, i10 %empty_329, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/conv3.cpp:54]   --->   Operation 195 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln39 = br void %COL" [src/conv3.cpp:39]   --->   Operation 196 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.81>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln134, void %for.body8.1.i.preheader, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 197 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i3 %bh" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 198 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.67ns)   --->   "%icmp_ln134 = icmp_ult  i3 %bh, i3 3" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 199 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 200 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i3 %bh" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 201 'zext' 'zext_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln134, i8 0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 202 'bitconcatenate' 'tmp_25' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.78ns)   --->   "%sub_ln140 = sub i10 %tmp_25, i10 %zext_ln140" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 203 'sub' 'sub_ln140' <Predicate = (icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %bh" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 204 'zext' 'zext_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 205 [2/2] (2.02ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU, i10 %sub_ln140, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 205 'call' 'call_ln140' <Predicate = (icmp_ln134)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln137 = add i9 %zext_ln134, i9 %zext_ln130" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 206 'add' 'add_ln137' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137, i10 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 207 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i19 %shl_ln" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 208 'zext' 'zext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137, i2 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 209 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i11 %shl_ln137_1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 210 'zext' 'zext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.88ns)   --->   "%sub_ln137 = sub i20 %zext_ln137, i20 %zext_ln137_1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 211 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i20 %sub_ln137" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 212 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (1.08ns)   --->   "%add_ln137_1 = add i64 %sext_ln137, i64 %output_ftmap_read" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 213 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_1, i32 2, i32 63" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 214 'partselect' 'trunc_ln8' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln137 = or i2 %trunc_ln134, i2 1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 215 'or' 'or_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i2 %or_ln137" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 216 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.76ns)   --->   "%add_ln137_2 = add i9 %zext_ln137_2, i9 %zext_ln130" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 217 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_2, i10 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 218 'bitconcatenate' 'shl_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i19 %shl_ln137_2" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 219 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_2, i2 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 220 'bitconcatenate' 'shl_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i11 %shl_ln137_3" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 221 'zext' 'zext_ln137_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.88ns)   --->   "%sub_ln137_1 = sub i20 %zext_ln137_3, i20 %zext_ln137_4" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 222 'sub' 'sub_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i20 %sub_ln137_1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 223 'sext' 'sext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (1.08ns)   --->   "%add_ln137_3 = add i64 %sext_ln137_1, i64 %output_ftmap_read" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 224 'add' 'add_ln137_3' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU, i10 %sub_ln140, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 225 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln8" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 226 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln147" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 227 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (7.30ns)   --->   "%empty_332 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 228 'writereq' 'empty_332' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.02>
ST_18 : Operation 229 [2/2] (2.02ns)   --->   "%call_ln147 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln8, i10 %sub_ln140, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 229 'call' 'call_ln147' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln147 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln8, i10 %sub_ln140, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 230 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 231 [5/5] (7.30ns)   --->   "%empty_333 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 231 'writeresp' 'empty_333' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 232 [4/5] (7.30ns)   --->   "%empty_333 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 232 'writeresp' 'empty_333' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 233 [3/5] (7.30ns)   --->   "%empty_333 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 233 'writeresp' 'empty_333' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 234 [2/5] (7.30ns)   --->   "%empty_333 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 234 'writeresp' 'empty_333' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 236 'specloopname' 'specloopname_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 237 [1/5] (7.30ns)   --->   "%empty_333 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 237 'writeresp' 'empty_333' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i2 %or_ln137" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 238 'zext' 'zext_ln140_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %or_ln137, i8 0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 239 'bitconcatenate' 'tmp_26' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.78ns)   --->   "%sub_ln140_1 = sub i10 %tmp_26, i10 %zext_ln140_3" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 240 'sub' 'sub_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.54ns)   --->   "%icmp_ln134_1 = icmp_eq  i2 %or_ln137, i2 3" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 241 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.body8.1.i.preheader, void %for.end50.i" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 242 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 243 [2/2] (2.02ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU3, i10 %sub_ln140_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 243 'call' 'call_ln140' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_3, i32 2, i32 63" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 244 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.67ns)   --->   "%add_ln134 = add i3 %bh, i3 2" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 245 'add' 'add_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW, i32 %output_fm_buffer_0"   --->   Operation 246 'call' 'call_ln0' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 247 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %h_2, i8 3" [src/conv3.cpp:30]   --->   Operation 247 'add' 'add_ln30' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %h" [src/conv3.cpp:30]   --->   Operation 248 'store' 'store_ln30' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.42>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU3, i10 %sub_ln140_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 249 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i62 %trunc_ln147_1" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 250 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln147_1" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 251 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (7.30ns)   --->   "%empty_334 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 252 'writereq' 'empty_334' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 2.02>
ST_26 : Operation 253 [2/2] (2.02ns)   --->   "%call_ln147 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln147_1, i10 %sub_ln140_1, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 253 'call' 'call_ln147' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln147 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln147_1, i10 %sub_ln140_1, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 254 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 255 [5/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 255 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 256 [4/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 256 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 257 [3/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 257 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 7.30>
ST_31 : Operation 258 [2/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 258 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 259 [1/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 259 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0.i" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 260 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 33 <SV = 22> <Delay = 0.00>
ST_33 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW, i32 %output_fm_buffer_0"   --->   Operation 261 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 23> <Delay = 0.00>
ST_34 : Operation 262 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW4, i32 %output_fm_buffer_0"   --->   Operation 262 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 24> <Delay = 0.00>
ST_35 : Operation 263 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW4, i32 %output_fm_buffer_0"   --->   Operation 263 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 25> <Delay = 0.00>
ST_36 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW5, i32 %output_fm_buffer_0"   --->   Operation 264 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 26> <Delay = 0.00>
ST_37 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW5, i32 %output_fm_buffer_0"   --->   Operation 265 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_IN" [src/conv3.cpp:30]   --->   Operation 266 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [35]  (0.000 ns)
	'store' operation ('store_ln30', src/conv3.cpp:30) of constant 0 on local variable 'h' [46]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:30) on local variable 'h' [49]  (0.000 ns)
	'icmp' operation ('icmp_ln30', src/conv3.cpp:30) [50]  (0.765 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:117->src/conv3.cpp:34) on port 'w3' (src/conv3.cpp:117->src/conv3.cpp:34) [57]  (7.300 ns)

 <State 11>: 4.444ns
The critical path consists of the following:
	'call' operation ('call_ln33', src/conv3.cpp:33) to 'load_input_buffer_c3' [56]  (4.444 ns)

 <State 12>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten67', src/conv3.cpp:37) with incoming values : ('add_ln37_1', src/conv3.cpp:37) [61]  (0.427 ns)

 <State 13>: 2.402ns
The critical path consists of the following:
	'phi' operation ('i', src/conv3.cpp:37) with incoming values : ('select_ln37_1', src/conv3.cpp:37) [62]  (0.000 ns)
	'add' operation ('add_ln37', src/conv3.cpp:37) [68]  (0.781 ns)
	'select' operation ('select_ln37_1', src/conv3.cpp:37) [73]  (0.384 ns)
	'getelementptr' operation ('p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr', src/conv3.cpp:37) [80]  (0.000 ns)
	'load' operation ('p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load', src/conv3.cpp:37) on array 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0' [81]  (1.237 ns)

 <State 14>: 5.793ns
The critical path consists of the following:
	'sub' operation ('sub_ln54', src/conv3.cpp:54) [78]  (0.776 ns)
	'add' operation ('add_ln54_3', src/conv3.cpp:54) [146]  (0.787 ns)
	'mul' operation ('mul_ln54_2', src/conv3.cpp:54) [148]  (2.140 ns)
	'call' operation ('call_ln54', src/conv3.cpp:54) to 'conv3_Pipeline_COL' [159]  (2.090 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 2.811ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:134->src/conv3.cpp:63) with incoming values : ('add_ln134', src/conv3.cpp:134->src/conv3.cpp:63) [164]  (0.000 ns)
	'sub' operation ('sub_ln140', src/conv3.cpp:140->src/conv3.cpp:63) [171]  (0.787 ns)
	'call' operation ('call_ln140', src/conv3.cpp:140->src/conv3.cpp:63) to 'conv3_Pipeline_RELU' [175]  (2.024 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr', src/conv3.cpp:147->src/conv3.cpp:63) [186]  (0.000 ns)
	bus request operation ('empty_332', src/conv3.cpp:147->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:147->src/conv3.cpp:63) [187]  (7.300 ns)

 <State 18>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln147', src/conv3.cpp:147->src/conv3.cpp:63) to 'conv3_Pipeline_4' [188]  (2.024 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_333', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [199]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_333', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [199]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_333', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [199]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_333', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [199]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_333', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [199]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr_1', src/conv3.cpp:147->src/conv3.cpp:63) [209]  (0.000 ns)
	bus request operation ('empty_334', src/conv3.cpp:147->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:147->src/conv3.cpp:63) [210]  (7.300 ns)

 <State 26>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln147', src/conv3.cpp:147->src/conv3.cpp:63) to 'conv3_Pipeline_6' [211]  (2.024 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_335', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [212]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_335', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [212]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_335', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [212]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_335', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [212]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_335', src/conv3.cpp:134->src/conv3.cpp:63) on port 'o' (src/conv3.cpp:134->src/conv3.cpp:63) [212]  (7.300 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
