Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 30 09:32:17 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1383)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2937)
5. checking no_input_delay (9)
6. checking no_output_delay (9)
7. checking multiple_clock (6571)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1383)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: jd_2_0 (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: design_1_i/HBIRD_E203_0/inst/pullup_TCK/O (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2937)
---------------------------------------------------
 There are 2937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6571)
---------------------------------
 There are 6571 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.976        0.000                      0                16574        0.030        0.000                      0                16574        1.100        0.000                       0                  6579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK200MHZ_P_0      {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm    {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm    {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm    {0.000 2.500}        5.000           200.000         
sys_clk_pin        {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm_1  {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm_1  {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK200MHZ_P_0                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mmcm        116.886        0.000                      0                    8        0.195        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm         34.976        0.000                      0                13324        0.120        0.000                      0                13324       30.482        0.000                       0                  6565  
  clkfbout_mmcm                                                                                                                                                      3.592        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_mmcm_1      116.887        0.000                      0                    8        0.195        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm_1       34.977        0.000                      0                13324        0.120        0.000                      0                13324       30.482        0.000                       0                  6565  
  clkfbout_mmcm_1                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.886        0.000                      0                    8        0.095        0.000                      0                    8  
clk_out2_mmcm_1  clk_out2_mmcm         34.976        0.000                      0                13324        0.030        0.000                      0                13324  
clk_out1_mmcm    clk_out1_mmcm_1      116.886        0.000                      0                    8        0.095        0.000                      0                    8  
clk_out2_mmcm    clk_out2_mmcm_1       34.976        0.000                      0                13324        0.030        0.000                      0                13324  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           46.826        0.000                      0                 3242        0.470        0.000                      0                 3242  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm           46.826        0.000                      0                 3242        0.380        0.000                      0                 3242  
**async_default**  clk_out2_mmcm      clk_out2_mmcm_1         46.826        0.000                      0                 3242        0.380        0.000                      0                 3242  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm_1         46.827        0.000                      0                 3242        0.470        0.000                      0                 3242  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK200MHZ_P_0
  To Clock:  CLK200MHZ_P_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK200MHZ_P_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.886ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.395ns (17.200%)  route 1.902ns (82.800%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.385     0.177    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.220 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.220    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                116.886    

Slack (MET) :             117.871ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.900    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.900    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.871    

Slack (MET) :             118.079ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.079    

Slack (MET) :             118.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.260    

Slack (MET) :             118.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.334    

Slack (MET) :             118.344ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.344    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.595ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.145ns (43.385%)  route 0.189ns (56.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.027    -0.226 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.554%)  route 0.189ns (56.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.028    -0.225 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.175ns (41.964%)  route 0.242ns (58.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.096    -0.357    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.289 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.144    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.553    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       34.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.976ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.899ns  (logic 3.911ns (14.539%)  route 22.988ns (85.461%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.173    24.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.966    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 34.976    

Slack (MET) :             35.066ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.903ns  (logic 3.905ns (14.515%)  route 22.998ns (85.485%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.984 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.009    24.993    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.993    
  -------------------------------------------------------------------
                         slack                                 35.066    

Slack (MET) :             35.068ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.900ns  (logic 3.905ns (14.517%)  route 22.995ns (85.483%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.819    22.721    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.764 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.226    24.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.991    
  -------------------------------------------------------------------
                         slack                                 35.068    

Slack (MET) :             35.302ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.575ns  (logic 3.909ns (14.709%)  route 22.666ns (85.291%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.677    24.666    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.968    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.968    
                         arrival time                         -24.666    
  -------------------------------------------------------------------
                         slack                                 35.302    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.640ns  (logic 3.905ns (14.658%)  route 22.735ns (85.342%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.380    21.243    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.043    21.286 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          1.513    22.799    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.043    22.842 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.888    24.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.730    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.479ns  (logic 3.914ns (14.782%)  route 22.565ns (85.218%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.792    22.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.052    22.746 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          1.823    24.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.505    59.970    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.970    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.423ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.468ns  (logic 3.911ns (14.777%)  route 22.557ns (85.223%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          1.741    24.558    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.090    60.490    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.981    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                 35.423    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.573    
                         clock uncertainty           -0.090    60.483    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.976    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         59.976    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.090    60.490    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.983    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.983    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.465ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.503ns  (logic 3.905ns (14.734%)  route 22.598ns (85.266%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.803    22.705    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.748 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          1.845    24.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.594    
  -------------------------------------------------------------------
                         slack                                 35.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/clk_out2
    SLICE_X23Y34         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.100    -0.374 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/Q
                         net (fo=2, routed)           0.090    -0.283    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/p_0_in2_in
    SLICE_X22Y34         LUT4 (Prop_lut4_I1_O)        0.028    -0.255 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r[0]_i_1__126/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.849    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/clk_out2
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/C
                         clock pessimism              0.004    -0.463    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.087    -0.376    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.343%)  route 0.108ns (45.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.574    -0.529    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X31Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.429 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.108    -0.321    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg_0
    SLICE_X30Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.293 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i0
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.772    -0.544    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                         clock pessimism              0.026    -0.518    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.087    -0.431    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[15]
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.744    -0.572    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                         clock pessimism              0.024    -0.548    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.096    -0.452    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.541    -0.562    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.340    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.029    -0.311 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[14]
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.739    -0.577    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.026    -0.551    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.096    -0.455    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.537    -0.566    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X53Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.344    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.029    -0.315 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.736    -0.580    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.025    -0.555    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.096    -0.459    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.542    -0.561    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.339    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.029    -0.310 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.740    -0.576    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.026    -0.550    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.096    -0.454    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[21]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/C
                         clock pessimism              0.025    -0.548    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.096    -0.452    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.440%)  route 0.087ns (40.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.578    -0.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X24Y58         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/Q
                         net (fo=3, routed)           0.087    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/Q[44]
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[41]
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.779    -0.537    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/C
                         clock pessimism              0.023    -0.514    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.060    -0.454    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.628    -0.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X15Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.091    -0.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.028    -0.256 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__114/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.847    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.463    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.060    -0.403    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.296%)  route 0.137ns (51.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.539    -0.564    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.137    -0.327    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[25]
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.028    -0.299 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[25]
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.738    -0.578    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.045    -0.533    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.087    -0.446    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y7      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y6      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y8      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y49     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y49     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.395ns (17.200%)  route 1.902ns (82.800%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.385     0.177    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.220 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.220    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.107    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             117.872ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.901    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.901    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.872    

Slack (MET) :             118.080ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.104    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.104    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.080    

Slack (MET) :             118.262ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.129    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.129    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.262    

Slack (MET) :             118.336ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.084    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.084    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.336    

Slack (MET) :             118.346ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.084    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.084    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.346    

Slack (MET) :             118.360ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.099   117.018    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.104    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.104    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.360    

Slack (MET) :             118.596ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.107    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.145ns (43.385%)  route 0.189ns (56.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.027    -0.226 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.554%)  route 0.189ns (56.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.028    -0.225 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.175ns (41.964%)  route 0.242ns (58.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.096    -0.357    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.289 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.144    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.553    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y95     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       34.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.977ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.899ns  (logic 3.911ns (14.539%)  route 22.988ns (85.461%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.173    24.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.967    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.967    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 34.977    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.903ns  (logic 3.905ns (14.515%)  route 22.998ns (85.485%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.984 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.009    24.993    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.060    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.060    
                         arrival time                         -24.993    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.900ns  (logic 3.905ns (14.517%)  route 22.995ns (85.483%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.819    22.721    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.764 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.226    24.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.060    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.060    
                         arrival time                         -24.991    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.303ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.575ns  (logic 3.909ns (14.709%)  route 22.666ns (85.291%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.677    24.666    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.969    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.969    
                         arrival time                         -24.666    
  -------------------------------------------------------------------
                         slack                                 35.303    

Slack (MET) :             35.330ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.640ns  (logic 3.905ns (14.658%)  route 22.735ns (85.342%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.380    21.243    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.043    21.286 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          1.513    22.799    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.043    22.842 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.888    24.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.060    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.060    
                         arrival time                         -24.730    
  -------------------------------------------------------------------
                         slack                                 35.330    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.479ns  (logic 3.914ns (14.782%)  route 22.565ns (85.218%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.792    22.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.052    22.746 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          1.823    24.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.505    59.971    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.971    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.424ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.468ns  (logic 3.911ns (14.777%)  route 22.557ns (85.223%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          1.741    24.558    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.089    60.491    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.982    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.982    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                 35.424    

Slack (MET) :             35.456ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.573    
                         clock uncertainty           -0.089    60.484    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.977    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         59.977    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.456    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.089    60.491    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.984    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.984    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.466ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.503ns  (logic 3.905ns (14.734%)  route 22.598ns (85.266%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.803    22.705    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.748 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          1.845    24.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.089    60.476    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    60.060    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.060    
                         arrival time                         -24.594    
  -------------------------------------------------------------------
                         slack                                 35.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/clk_out2
    SLICE_X23Y34         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.100    -0.374 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/Q
                         net (fo=2, routed)           0.090    -0.283    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/p_0_in2_in
    SLICE_X22Y34         LUT4 (Prop_lut4_I1_O)        0.028    -0.255 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r[0]_i_1__126/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.849    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/clk_out2
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/C
                         clock pessimism              0.004    -0.463    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.087    -0.376    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.343%)  route 0.108ns (45.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.574    -0.529    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X31Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.429 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.108    -0.321    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg_0
    SLICE_X30Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.293 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i0
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.772    -0.544    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                         clock pessimism              0.026    -0.518    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.087    -0.431    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[15]
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.744    -0.572    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                         clock pessimism              0.024    -0.548    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.096    -0.452    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.541    -0.562    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.340    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.029    -0.311 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[14]
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.739    -0.577    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.026    -0.551    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.096    -0.455    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.537    -0.566    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X53Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.344    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.029    -0.315 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.736    -0.580    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.025    -0.555    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.096    -0.459    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.542    -0.561    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.339    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.029    -0.310 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.740    -0.576    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.026    -0.550    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.096    -0.454    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[21]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/C
                         clock pessimism              0.025    -0.548    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.096    -0.452    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.440%)  route 0.087ns (40.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.578    -0.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X24Y58         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/Q
                         net (fo=3, routed)           0.087    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/Q[44]
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[41]
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.779    -0.537    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/C
                         clock pessimism              0.023    -0.514    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.060    -0.454    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.628    -0.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X15Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.091    -0.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.028    -0.256 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__114/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.847    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.463    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.060    -0.403    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.296%)  route 0.137ns (51.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.539    -0.564    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.137    -0.327    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[25]
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.028    -0.299 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[25]
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.738    -0.578    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.045    -0.533    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.087    -0.446    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y3      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y7      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y6      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X3Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y4      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y0      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y2      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y5      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y8      design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y48     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y49     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X18Y49     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y62     design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.886ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.395ns (17.200%)  route 1.902ns (82.800%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.385     0.177    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.220 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.220    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                116.886    

Slack (MET) :             117.871ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.900    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.900    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.871    

Slack (MET) :             118.079ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.079    

Slack (MET) :             118.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.260    

Slack (MET) :             118.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.334    

Slack (MET) :             118.344ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.344    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.595ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.145ns (43.385%)  route 0.189ns (56.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.027    -0.226 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.554%)  route 0.189ns (56.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.028    -0.225 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.175ns (41.964%)  route 0.242ns (58.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.096    -0.357    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.289 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.144    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.452    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       34.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.976ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.899ns  (logic 3.911ns (14.539%)  route 22.988ns (85.461%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.173    24.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.966    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 34.976    

Slack (MET) :             35.066ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.903ns  (logic 3.905ns (14.515%)  route 22.998ns (85.485%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.984 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.009    24.993    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.993    
  -------------------------------------------------------------------
                         slack                                 35.066    

Slack (MET) :             35.068ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.900ns  (logic 3.905ns (14.517%)  route 22.995ns (85.483%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.819    22.721    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.764 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.226    24.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.991    
  -------------------------------------------------------------------
                         slack                                 35.068    

Slack (MET) :             35.302ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.575ns  (logic 3.909ns (14.709%)  route 22.666ns (85.291%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.677    24.666    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.968    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.968    
                         arrival time                         -24.666    
  -------------------------------------------------------------------
                         slack                                 35.302    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.640ns  (logic 3.905ns (14.658%)  route 22.735ns (85.342%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.380    21.243    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.043    21.286 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          1.513    22.799    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.043    22.842 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.888    24.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.730    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.479ns  (logic 3.914ns (14.782%)  route 22.565ns (85.218%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.792    22.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.052    22.746 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          1.823    24.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.505    59.970    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.970    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.423ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.468ns  (logic 3.911ns (14.777%)  route 22.557ns (85.223%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          1.741    24.558    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.090    60.490    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.981    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                 35.423    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.573    
                         clock uncertainty           -0.090    60.483    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.976    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         59.976    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.090    60.490    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.983    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.983    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.465ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        26.503ns  (logic 3.905ns (14.734%)  route 22.598ns (85.266%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.803    22.705    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.748 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          1.845    24.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.594    
  -------------------------------------------------------------------
                         slack                                 35.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/clk_out2
    SLICE_X23Y34         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.100    -0.374 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/Q
                         net (fo=2, routed)           0.090    -0.283    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/p_0_in2_in
    SLICE_X22Y34         LUT4 (Prop_lut4_I1_O)        0.028    -0.255 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r[0]_i_1__126/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.849    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/clk_out2
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/C
                         clock pessimism              0.004    -0.463    
                         clock uncertainty            0.090    -0.372    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.087    -0.285    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.343%)  route 0.108ns (45.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.574    -0.529    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X31Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.429 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.108    -0.321    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg_0
    SLICE_X30Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.293 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i0
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.772    -0.544    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                         clock pessimism              0.026    -0.518    
                         clock uncertainty            0.090    -0.427    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.087    -0.340    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[15]
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.744    -0.572    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                         clock pessimism              0.024    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.096    -0.361    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.541    -0.562    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.340    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.029    -0.311 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[14]
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.739    -0.577    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.026    -0.551    
                         clock uncertainty            0.090    -0.460    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.537    -0.566    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X53Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.344    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.029    -0.315 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.736    -0.580    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.025    -0.555    
                         clock uncertainty            0.090    -0.464    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.096    -0.368    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.542    -0.561    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.339    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.029    -0.310 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.740    -0.576    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.026    -0.550    
                         clock uncertainty            0.090    -0.459    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.096    -0.363    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[21]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/C
                         clock pessimism              0.025    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.096    -0.361    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.440%)  route 0.087ns (40.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.578    -0.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X24Y58         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/Q
                         net (fo=3, routed)           0.087    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/Q[44]
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[41]
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.779    -0.537    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/C
                         clock pessimism              0.023    -0.514    
                         clock uncertainty            0.090    -0.423    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.060    -0.363    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.628    -0.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X15Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.091    -0.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.028    -0.256 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__114/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.847    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.463    
                         clock uncertainty            0.090    -0.372    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.060    -0.312    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.296%)  route 0.137ns (51.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.539    -0.564    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.137    -0.327    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[25]
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.028    -0.299 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[25]
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.738    -0.578    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.045    -0.533    
                         clock uncertainty            0.090    -0.442    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.087    -0.355    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.886ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.395ns (17.200%)  route 1.902ns (82.800%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/Q
                         net (fo=1, routed)           0.517    -1.301    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.208 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG_inst/O
                         net (fo=991, routed)         1.385     0.177    design_1_i/HBIRD_E203_0/inst/slowclkgen/slwclk_o_BUFG
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.043     0.220 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000     0.220    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                116.886    

Slack (MET) :             117.871ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.367ns (33.205%)  route 0.738ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.131    -1.264 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.293    -0.971    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.117   116.900    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.900    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                117.871    

Slack (MET) :             118.079ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.410ns (37.270%)  route 0.690ns (62.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.446    -1.395    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.123    -1.272 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3/O
                         net (fo=2, routed)           0.244    -1.028    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.051    -0.977 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.977    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                118.079    

Slack (MET) :             118.260ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.466%)  route 0.581ns (61.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.581    -1.260    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y95         LUT2 (Prop_lut2_I1_O)        0.127    -1.133 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.133    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.086   117.128    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                118.260    

Slack (MET) :             118.334ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.359ns (43.528%)  route 0.466ns (56.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.466    -1.375    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.123    -1.252 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.252    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                118.334    

Slack (MET) :             118.344ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.359ns (44.062%)  route 0.456ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.123    -1.262 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.262    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.083    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.083    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                118.344    

Slack (MET) :             118.358ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.365ns (44.471%)  route 0.456ns (55.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236    -1.841 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.456    -1.385    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.129    -1.256 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.581   117.117    
                         clock uncertainty           -0.101   117.017    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.103    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.103    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.358    

Slack (MET) :             118.595ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.437%)  route 0.285ns (48.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.818 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.285    -1.533    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.043    -1.490 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.490    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000   119.219    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064   117.106    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                118.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.027    -0.269 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[1]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]
    SLICE_X58Y95         LUT1 (Prop_lut1_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[0]
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y95         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.146    -0.296    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.028    -0.268 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.145ns (43.385%)  route 0.189ns (56.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.027    -0.226 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.144ns (42.178%)  route 0.197ns (57.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.026    -0.219 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.554%)  route 0.189ns (56.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[5]/Q
                         net (fo=3, routed)           0.189    -0.253    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[5]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.028    -0.225 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_i_2_n_0
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.515%)  route 0.197ns (57.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.245    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.217 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.175ns (41.964%)  route 0.242ns (58.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.096    -0.357    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.068    -0.289 r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.146    -0.144    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    design_1_i/HBIRD_E203_0/inst/slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)        -0.003    -0.452    design_1_i/HBIRD_E203_0/inst/slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       34.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.976ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.899ns  (logic 3.911ns (14.539%)  route 22.988ns (85.461%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.173    24.990    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.966    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.966    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 34.976    

Slack (MET) :             35.066ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.903ns  (logic 3.905ns (14.515%)  route 22.998ns (85.485%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.984 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.009    24.993    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.993    
  -------------------------------------------------------------------
                         slack                                 35.066    

Slack (MET) :             35.068ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.900ns  (logic 3.905ns (14.517%)  route 22.995ns (85.483%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.819    22.721    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.764 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.226    24.991    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.991    
  -------------------------------------------------------------------
                         slack                                 35.068    

Slack (MET) :             35.302ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.575ns  (logic 3.909ns (14.709%)  route 22.666ns (85.291%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.677    24.666    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.968    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.968    
                         arrival time                         -24.666    
  -------------------------------------------------------------------
                         slack                                 35.302    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.640ns  (logic 3.905ns (14.658%)  route 22.735ns (85.342%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.380    21.243    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu2itcm_icb_cmd_valid
    SLICE_X30Y15         LUT6 (Prop_lut6_I4_O)        0.043    21.286 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          1.513    22.799    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.043    22.842 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.888    24.730    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.730    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.479ns  (logic 3.914ns (14.782%)  route 22.565ns (85.218%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.792    22.694    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.052    22.746 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_18/O
                         net (fo=16, routed)          1.823    24.569    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[9]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.505    59.970    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         59.970    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.423ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.468ns  (logic 3.911ns (14.777%)  route 22.557ns (85.223%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.866    22.768    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I1_O)        0.049    22.817 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          1.741    24.558    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.090    60.490    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.509    59.981    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.981    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                 35.423    

Slack (MET) :             35.455ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 61.174 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.289    61.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.573    
                         clock uncertainty           -0.090    60.483    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.976    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         59.976    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.455    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.430ns  (logic 3.909ns (14.790%)  route 22.521ns (85.210%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 61.181 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          1.039    22.941    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.047    22.988 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_23/O
                         net (fo=16, routed)          1.532    24.521    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[4]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.296    61.181    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.580    
                         clock uncertainty           -0.090    60.490    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.507    59.983    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         59.983    
                         arrival time                         -24.521    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.465ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        26.503ns  (logic 3.905ns (14.734%)  route 22.598ns (85.266%))
  Logic Levels:           47  (CARRY4=13 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.394    -1.910    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.223    -1.687 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=20, routed)          1.255    -0.431    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/Q[13]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.043    -0.388 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_23/O
                         net (fo=7, routed)           0.648     0.260    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[14]_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.051     0.311 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_43/O
                         net (fo=1, routed)           0.576     0.887    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__3
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.136     1.023 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_26/O
                         net (fo=2, routed)           0.362     1.384    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_4
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.043     1.427 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1/O
                         net (fo=11, routed)          0.804     2.231    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__1_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.043     2.274 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=9, routed)           0.601     2.875    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X23Y5          LUT4 (Prop_lut4_I3_O)        0.043     2.918 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=88, routed)          0.855     3.772    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X18Y13         LUT2 (Prop_lut2_I1_O)        0.043     3.815 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__5/O
                         net (fo=5, routed)           0.449     4.264    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.043     4.307 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__41/O
                         net (fo=19, routed)          0.518     4.826    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_11
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.043     4.869 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65/O
                         net (fo=3, routed)           0.322     5.190    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_65_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.053     5.243 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91/O
                         net (fo=1, routed)           0.232     5.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_91_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.135     5.610 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=1, routed)           0.758     6.368    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X17Y4          LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__4/O
                         net (fo=71, routed)          0.236     6.647    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.043     6.690 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0/O
                         net (fo=1, routed)           0.358     7.048    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_14__0_n_0
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.043     7.091 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__6/O
                         net (fo=1, routed)           0.193     7.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.581 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.581    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_5_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.635 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.635    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_5_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.689 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_5_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.743 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.743    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_5_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.797 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.797    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_5_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.851 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.905 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.959 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.959    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.073 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.834     8.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I2_O)        0.131     9.038 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.409     9.446    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_12
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.146     9.592 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2/O
                         net (fo=1, routed)           0.575    10.167    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__2_n_0
    SLICE_X16Y3          LUT6 (Prop_lut6_I4_O)        0.138    10.305 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=1, routed)           0.198    10.504    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I4_O)        0.043    10.547 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__11/O
                         net (fo=16, routed)          0.588    11.134    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__18_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I4_O)        0.043    11.177 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=5, routed)           0.558    11.735    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X24Y1          LUT6 (Prop_lut6_I2_O)        0.043    11.778 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__6/O
                         net (fo=10, routed)          0.470    12.249    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_36
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.043    12.292 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18/O
                         net (fo=4, routed)           0.630    12.922    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__18_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.043    12.965 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=30, routed)          1.172    14.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.043    14.180 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__3/O
                         net (fo=1, routed)           0.390    14.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.043    14.613 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__11/O
                         net (fo=4, routed)           0.251    14.864    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.043    14.907 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    14.907    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.174 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.389    15.640    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_121[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.122    15.762 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__85/O
                         net (fo=3, routed)           0.725    16.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_lane_cross
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    16.530 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3/O
                         net (fo=37, routed)          0.851    17.381    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[76]_i_3_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.055    17.436 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2/O
                         net (fo=2, routed)           0.550    17.986    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[66]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.137    18.123 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    18.123    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.379 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    18.379    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.455 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=26, routed)          1.062    19.517    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_45[0]
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.641 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_2__17/O
                         net (fo=8, routed)           0.875    20.516    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r_reg[0]_4
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.043    20.559 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/qout_r[0]_i_3__21/O
                         net (fo=5, routed)           0.261    20.820    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_1
    SLICE_X30Y12         LUT6 (Prop_lut6_I4_O)        0.043    20.863 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34/O
                         net (fo=14, routed)          0.996    21.859    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.043    21.902 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.803    22.705    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043    22.748 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          1.845    24.594    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.281    61.166    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism             -0.601    60.565    
                         clock uncertainty           -0.090    60.475    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    60.059    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         60.059    
                         arrival time                         -24.594    
  -------------------------------------------------------------------
                         slack                                 35.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.629    -0.474    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/clk_out2
    SLICE_X23Y34         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.100    -0.374 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/Q
                         net (fo=2, routed)           0.090    -0.283    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/p_0_in2_in
    SLICE_X22Y34         LUT4 (Prop_lut4_I1_O)        0.028    -0.255 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r[0]_i_1__126/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.849    -0.467    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/clk_out2
    SLICE_X22Y34         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]/C
                         clock pessimism              0.004    -0.463    
                         clock uncertainty            0.090    -0.372    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.087    -0.285    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.343%)  route 0.108ns (45.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.574    -0.529    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X31Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.429 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.108    -0.321    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg_0
    SLICE_X30Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.293 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i0
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.772    -0.544    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X30Y65         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                         clock pessimism              0.026    -0.518    
                         clock uncertainty            0.090    -0.427    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.087    -0.340    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[15]
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.744    -0.572    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y64         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                         clock pessimism              0.024    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.096    -0.361    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.541    -0.562    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.340    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.029    -0.311 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[14]
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.739    -0.577    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y66         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.026    -0.551    
                         clock uncertainty            0.090    -0.460    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.096    -0.364    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.537    -0.566    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X53Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.122    -0.344    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[14]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.029    -0.315 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1_n_0
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.736    -0.580    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.025    -0.555    
                         clock uncertainty            0.090    -0.464    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.096    -0.368    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.542    -0.561    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.122    -0.339    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.029    -0.310 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.740    -0.576    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.026    -0.550    
                         clock uncertainty            0.090    -0.459    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.096    -0.363    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.544    -0.559    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/Q
                         net (fo=1, routed)           0.122    -0.337    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[21]
    SLICE_X32Y65         LUT3 (Prop_lut3_I0_O)        0.029    -0.308 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y65         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/C
                         clock pessimism              0.025    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.096    -0.361    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.440%)  route 0.087ns (40.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.578    -0.525    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X24Y58         FDRE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.425 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]/Q
                         net (fo=3, routed)           0.087    -0.337    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/Q[44]
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.028    -0.309 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[41]
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.779    -0.537    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X25Y58         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/C
                         clock pessimism              0.023    -0.514    
                         clock uncertainty            0.090    -0.423    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.060    -0.363    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.628    -0.475    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X15Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.091    -0.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.028    -0.256 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__114/O
                         net (fo=1, routed)           0.000    -0.256    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.847    -0.469    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X13Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.006    -0.463    
                         clock uncertainty            0.090    -0.372    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.060    -0.312    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.296%)  route 0.137ns (51.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.539    -0.564    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y68         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.137    -0.327    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[25]
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.028    -0.299 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[25]
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.738    -0.578    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y67         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.045    -0.533    
                         clock uncertainty            0.090    -0.442    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.087    -0.355    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       46.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.826ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y50         FDCE (Recov_fdce_C_CLR)     -0.212    60.136    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.826    

Slack (MET) :             46.852ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[1]_0
    SLICE_X21Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X21Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y51         FDCE (Recov_fdce_C_CLR)     -0.212    60.136    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.852    

Slack (MET) :             46.860ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y50         FDPE (Recov_fdpe_C_PRE)     -0.178    60.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]
  -------------------------------------------------------------------
                         required time                         60.170    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.860    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.291%)  route 0.309ns (70.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X44Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.413 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.078    -0.334    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X45Y30         LUT1 (Prop_lut1_I0_O)        0.028    -0.306 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__23/O
                         net (fo=488, routed)         0.231    -0.076    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X35Y33         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.814    -0.502    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X35Y33         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.477    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.069    -0.546    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.949%)  route 0.347ns (73.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.266    -0.095    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y62         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y62         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/C
                         clock pessimism              0.045    -0.530    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/C
                         clock pessimism              0.045    -0.530    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/C
                         clock pessimism              0.045    -0.530    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.597    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.045    -0.528    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.597    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.556    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       46.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.826ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y50         FDCE (Recov_fdce_C_CLR)     -0.212    60.136    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.826    

Slack (MET) :             46.852ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[1]_0
    SLICE_X21Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X21Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y51         FDCE (Recov_fdce_C_CLR)     -0.212    60.136    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.852    

Slack (MET) :             46.860ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y50         FDPE (Recov_fdpe_C_PRE)     -0.178    60.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]
  -------------------------------------------------------------------
                         required time                         60.170    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.860    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.291%)  route 0.309ns (70.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X44Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.413 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.078    -0.334    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X45Y30         LUT1 (Prop_lut1_I0_O)        0.028    -0.306 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__23/O
                         net (fo=488, routed)         0.231    -0.076    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X35Y33         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.814    -0.502    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X35Y33         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.477    
                         clock uncertainty            0.090    -0.386    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.069    -0.455    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.949%)  route 0.347ns (73.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.266    -0.095    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y62         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y62         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/C
                         clock pessimism              0.045    -0.530    
                         clock uncertainty            0.090    -0.439    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.050    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/C
                         clock pessimism              0.045    -0.530    
                         clock uncertainty            0.090    -0.439    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/C
                         clock pessimism              0.045    -0.530    
                         clock uncertainty            0.090    -0.439    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       46.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.826ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y50         FDCE (Recov_fdce_C_CLR)     -0.212    60.136    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.826    

Slack (MET) :             46.852ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[1]_0
    SLICE_X21Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X21Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y51         FDCE (Recov_fdce_C_CLR)     -0.212    60.136    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.852    

Slack (MET) :             46.860ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X21Y50         FDPE (Recov_fdpe_C_PRE)     -0.178    60.170    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]
  -------------------------------------------------------------------
                         required time                         60.170    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.860    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.884ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.884    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    

Slack (MET) :             46.910ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.090    60.348    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.194    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.291%)  route 0.309ns (70.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X44Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.413 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.078    -0.334    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X45Y30         LUT1 (Prop_lut1_I0_O)        0.028    -0.306 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__23/O
                         net (fo=488, routed)         0.231    -0.076    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X35Y33         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.814    -0.502    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X35Y33         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.477    
                         clock uncertainty            0.090    -0.386    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.069    -0.455    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.949%)  route 0.347ns (73.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.266    -0.095    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y62         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y62         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/C
                         clock pessimism              0.045    -0.530    
                         clock uncertainty            0.090    -0.439    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.050    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.487    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/C
                         clock pessimism              0.045    -0.530    
                         clock uncertainty            0.090    -0.439    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/C
                         clock pessimism              0.045    -0.530    
                         clock uncertainty            0.090    -0.439    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.489    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.045    -0.528    
                         clock uncertainty            0.090    -0.437    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.506    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       46.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.827ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X21Y50         FDCE (Recov_fdce_C_CLR)     -0.212    60.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[2]
  -------------------------------------------------------------------
                         required time                         60.137    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.827    

Slack (MET) :             46.853ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[1]_0
    SLICE_X21Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X21Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X21Y51         FDCE (Recov_fdce_C_CLR)     -0.212    60.137    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.137    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.853    

Slack (MET) :             46.861ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X21Y50         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X21Y50         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X21Y50         FDPE (Recov_fdpe_C_PRE)     -0.178    60.171    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_cmd_code_reg[0]
  -------------------------------------------------------------------
                         required time                         60.171    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.861    

Slack (MET) :             46.885ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[4]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.885    

Slack (MET) :             46.885ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[5]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.885    

Slack (MET) :             46.885ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 0.266ns (1.727%)  route 15.137ns (98.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.977    13.311    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y50         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y50         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_dla_sckcs_reg[6]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 46.885    

Slack (MET) :             46.911ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.911    

Slack (MET) :             46.911ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.911    

Slack (MET) :             46.911ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.911    

Slack (MET) :             46.911ns  (required time - arrival time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 0.266ns (1.730%)  route 15.111ns (98.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 61.041 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.093ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.211    -2.093    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.223    -1.870 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.709    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.043    -1.666 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)       14.951    13.284    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_fmt_proto_reg[0]_0
    SLICE_X20Y51         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000    62.500    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    59.885 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        1.156    61.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X20Y51         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]/C
                         clock pessimism             -0.603    60.438    
                         clock uncertainty           -0.089    60.349    
    SLICE_X20Y51         FDCE (Recov_fdce_C_CLR)     -0.154    60.195    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_wm_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         60.195    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                 46.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.291%)  route 0.309ns (70.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.590    -0.513    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X44Y30         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.100    -0.413 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.078    -0.334    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X45Y30         LUT1 (Prop_lut1_I0_O)        0.028    -0.306 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[0]_i_2__23/O
                         net (fo=488, routed)         0.231    -0.076    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X35Y33         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.814    -0.502    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X35Y33         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.477    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.069    -0.546    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.949%)  route 0.347ns (73.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.266    -0.095    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y62         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y62         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]/C
                         clock pessimism              0.045    -0.530    
    SLICE_X52Y62         FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_119_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDCE (Remov_fdce_C_CLR)     -0.050    -0.578    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/sample_d_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/cref_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X52Y61         FDPE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X52Y61         FDPE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X52Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/done_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]/C
                         clock pessimism              0.045    -0.530    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.025%)  route 0.405ns (75.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.324    -0.037    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.741    -0.575    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X50Y63         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]/C
                         clock pessimism              0.045    -0.530    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg/C
                         clock pessimism              0.045    -0.528    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.597    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/T_120_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.218%)  route 0.401ns (75.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.533    -0.570    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X55Y71         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.389    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.028    -0.361 f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__73/O
                         net (fo=2754, routed)        0.320    -0.041    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_fmt_proto_reg[0]_0
    SLICE_X53Y61         FDCE                                         f  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  design_1_i/HBIRD_E203_0/inst/ip_mmcm/inst/clkout2_buf/O
                         net (fo=6563, routed)        0.743    -0.573    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X53Y61         FDCE                                         r  design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.045    -0.528    
    SLICE_X53Y61         FDCE (Remov_fdce_C_CLR)     -0.069    -0.597    design_1_i/HBIRD_E203_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.556    





