-- TODO: Have not completes a single-counter tb yet.


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity base5_counter_tb is
--  No ports in test bench module
end base5_counter_tb;

architecture test_bench of base5_counter_tb is

begin


end test_bench;
