Analysis & Synthesis report for ECE241Project
Sat Nov 24 17:50:47 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Nov 24 17:50:47 2018           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; ECE241Project                               ;
; Top-level Entity Name       ; ECE241Project                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ECE241Project      ; ECE241Project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 24 17:50:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v
    Info (12023): Found entity 1: memory_address_translator_80x40 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_80x40.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file data_middle_states.v
Info (12021): Found 1 design units, including 1 entities, in source file data_game_flow.v
    Info (12023): Found entity 1: data_game_flow File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_game_flow.v
    Info (12023): Found entity 1: control_game_flow File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file car/draw_car.v
    Info (12023): Found entity 1: draw_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file car/data_car.v
    Info (12023): Found entity 1: datapath_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 1
    Info (12023): Found entity 2: DelayCounter File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v Line: 165
Error (10108): Verilog HDL Compiler Directive error at control_car.v(33): missing Compiler Directive File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v Line: 33
Error (10112): Ignored design unit "control_car" at control_car.v(1) due to previous errors File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file car/control_car.v
Info (12021): Found 1 design units, including 1 entities, in source file car/car.v
    Info (12023): Found entity 1: car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_tower.v
    Info (12023): Found entity 1: draw_tower File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file data_towerplacer.v
    Info (12023): Found entity 1: datapath File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_towerplacer.v
    Info (12023): Found entity 1: control_towerplacer File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ece241project.v
    Info (12023): Found entity 1: ECE241Project File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v
    Info (12023): Found entity 1: ram400x9_square_grid_selection File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_tower.v
    Info (12023): Found entity 1: ram400x9_tower File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_car.v
    Info (12023): Found entity 1: ram400x9_car File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v
    Info (12023): Found entity 1: memory_address_translator_20x20 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_20x20.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v
    Info (12023): Found entity 1: ram19200x9_map_background File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tower.v
    Info (12023): Found entity 1: tower File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file grid_selection_square.v
    Info (12023): Found entity 1: grid_selection_square File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_square.v
    Info (12023): Found entity 1: draw_square_grid File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file erase_square.v
    Info (12023): Found entity 1: erase_square File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v
    Info (12023): Found entity 1: memory_address_translator_160x120 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_160x120.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file erase_car.v
    Info (12023): Found entity 1: erase_car_background File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file towers.v
    Info (12023): Found entity 1: TOWERS File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cars.v
    Info (12023): Found entity 1: CARS File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v Line: 1
    Info (12023): Found entity 2: FrameCounter_30 File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v Line: 160
Error (10170): Verilog HDL syntax error at middle_states.v(82) near text: "draw_WIN";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 82
Error (10170): Verilog HDL syntax error at middle_states.v(231) near text: "endmodule";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v Line: 231
Info (12021): Found 0 design units, including 0 entities, in source file middle_states.v
Info (12021): Found 0 design units, including 0 entities, in source file control_middle_states.v
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_lose.v
    Info (12023): Found entity 1: rom19200x9_LOSE File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_win.v
    Info (12023): Found entity 1: rom19200x9_WIN File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v
    Info (12023): Found entity 1: rom19200x9_SAVE_GPA File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v
    Info (12023): Found entity 1: rom3200x9_stage_1_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_1_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v
    Info (12023): Found entity 1: rom3200x9_stage_2_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_2_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v
    Info (12023): Found entity 1: rom3200x9_stage_3_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v
    Info (12023): Found entity 1: rom3200x9_stage_3_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file draw_win.v
    Info (12023): Found entity 1: draw_WIN File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_lose.v
    Info (12023): Found entity 1: draw_LOSE File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_save_gpa.v
    Info (12023): Found entity 1: draw_SAVE_GPA File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_1_start.v
    Info (12023): Found entity 1: draw_stage_1_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v Line: 1
Warning (12019): Can't analyze file -- file output_files/memory_address_translator_80x40.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v
    Info (12023): Found entity 1: draw_stage_1_clear File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_stage_2_start.v
    Info (12023): Found entity 1: draw_stage_2_start File: C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v Line: 1
Info (144001): Generated suppressed messages file C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings
    Error: Peak virtual memory: 4797 megabytes
    Error: Processing ended: Sat Nov 24 17:50:48 2018
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg.


