// Seed: 3229550646
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always id_1 = 1;
  parameter id_4 = id_4;
  assign id_2 = id_3;
  wire id_5;
  wire id_6, id_7, id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input supply1 id_2,
    input tri id_3,
    output logic id_4,
    output logic id_5,
    input wor id_6,
    input logic id_7,
    input tri1 id_8
);
  parameter id_10 = -1;
  assign id_5 = 1;
  wire id_11;
  always begin : LABEL_0
    @(posedge id_7) if (id_10) if (id_2) id_5 <= {id_1, id_0.id_7, -1};
    id_4 <= id_1;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  wire id_12;
endmodule
