{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557119869427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557119869428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 10:47:49 2019 " "Processing started: Mon May  6 10:47:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557119869428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119869428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digi_attempt2 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119869428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557119869587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557119869587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881043 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_asyncread_syncwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory_asyncread_syncwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/Memory_asyncread_syncwrite.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/Memory_asyncread_syncwrite.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "regfile.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/regfile.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881044 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "regfile.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/regfile.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881045 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 2to1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behav " "Found design unit 1: mux2to1-behav" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/2to1mux.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881045 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/2to1mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file final.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-behave " "Found design unit 1: final-behave" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881046 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa1bit-fa1bit_beh " "Found design unit 1: fa1bit-fa1bit_beh" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881047 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa1bit " "Found entity 1: fa1bit" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_implementation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_implementation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_syncread_syncwrite-Form " "Found design unit 1: Memory_syncread_syncwrite-Form" {  } { { "mem_implementation.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/mem_implementation.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_syncread_syncwrite " "Found entity 1: Memory_syncread_syncwrite" {  } { { "mem_implementation.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/mem_implementation.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa8bit-fa8bit_beh " "Found design unit 1: fa8bit-fa8bit_beh" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881048 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa8bit " "Found entity 1: fa8bit" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa16bit-fa16bit_beh " "Found design unit 1: fa16bit-fa16bit_beh" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881048 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa16bit " "Found entity 1: fa16bit" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557119881048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557119881099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:add_instance " "Elaborating entity \"final\" for hierarchy \"final:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_din final.vhdl(53) " "VHDL Signal Declaration warning at final.vhdl(53): used implicit default value for signal \"m_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag final.vhdl(78) " "VHDL Process Statement warning at final.vhdl(78): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_flag final.vhdl(79) " "VHDL Process Statement warning at final.vhdl(79): signal \"c_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(96) " "VHDL Process Statement warning at final.vhdl(96): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(125) " "VHDL Process Statement warning at final.vhdl(125): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_2_dummy final.vhdl(127) " "VHDL Process Statement warning at final.vhdl(127): signal \"reg_read_data_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(154) " "VHDL Process Statement warning at final.vhdl(154): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(161) " "VHDL Process Statement warning at final.vhdl(161): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(162) " "VHDL Process Statement warning at final.vhdl(162): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(186) " "VHDL Process Statement warning at final.vhdl(186): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(187) " "VHDL Process Statement warning at final.vhdl(187): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(188) " "VHDL Process Statement warning at final.vhdl(188): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(195) " "VHDL Process Statement warning at final.vhdl(195): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write_data_dummy final.vhdl(208) " "VHDL Process Statement warning at final.vhdl(208): signal \"reg_write_data_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(220) " "VHDL Process Statement warning at final.vhdl(220): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(221) " "VHDL Process Statement warning at final.vhdl(221): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(222) " "VHDL Process Statement warning at final.vhdl(222): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(238) " "VHDL Process Statement warning at final.vhdl(238): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(249) " "VHDL Process Statement warning at final.vhdl(249): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(250) " "VHDL Process Statement warning at final.vhdl(250): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(251) " "VHDL Process Statement warning at final.vhdl(251): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(271) " "VHDL Process Statement warning at final.vhdl(271): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(277) " "VHDL Process Statement warning at final.vhdl(277): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(294) " "VHDL Process Statement warning at final.vhdl(294): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(313) " "VHDL Process Statement warning at final.vhdl(313): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(314) " "VHDL Process Statement warning at final.vhdl(314): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881108 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(315) " "VHDL Process Statement warning at final.vhdl(315): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(328) " "VHDL Process Statement warning at final.vhdl(328): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(329) " "VHDL Process Statement warning at final.vhdl(329): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(330) " "VHDL Process Statement warning at final.vhdl(330): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(345) " "VHDL Process Statement warning at final.vhdl(345): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(357) " "VHDL Process Statement warning at final.vhdl(357): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(383) " "VHDL Process Statement warning at final.vhdl(383): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(384) " "VHDL Process Statement warning at final.vhdl(384): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(385) " "VHDL Process Statement warning at final.vhdl(385): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(402) " "VHDL Process Statement warning at final.vhdl(402): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(403) " "VHDL Process Statement warning at final.vhdl(403): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(404) " "VHDL Process Statement warning at final.vhdl(404): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(428) " "VHDL Process Statement warning at final.vhdl(428): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(429) " "VHDL Process Statement warning at final.vhdl(429): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(430) " "VHDL Process Statement warning at final.vhdl(430): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"mem_write\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"mem_read\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_en_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_write_en_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_read_addr_1_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_read_addr_1_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_read_addr_2_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_read_addr_2_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_prev_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"zero_prev_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_prev_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"carry_prev_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"a_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"b_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_control_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"alu_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_control_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"zero_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_control_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"carry_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oup final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"oup\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_dest_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_write_dest_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_data_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_write_data_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[3\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[4\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[5\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[6\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[7\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[8\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[9\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[10\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[11\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881109 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[12\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[13\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[14\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[15\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_dest_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_write_dest_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_dest_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_write_dest_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_dest_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_write_dest_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_control_dummy\[0\] final.vhdl(72) " "Inferred latch for \"carry_control_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_control_dummy\[0\] final.vhdl(72) " "Inferred latch for \"zero_control_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[0\] final.vhdl(72) " "Inferred latch for \"alu_control_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[1\] final.vhdl(72) " "Inferred latch for \"alu_control_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[0\] final.vhdl(72) " "Inferred latch for \"b_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[1\] final.vhdl(72) " "Inferred latch for \"b_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[2\] final.vhdl(72) " "Inferred latch for \"b_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[3\] final.vhdl(72) " "Inferred latch for \"b_dummy\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[4\] final.vhdl(72) " "Inferred latch for \"b_dummy\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[5\] final.vhdl(72) " "Inferred latch for \"b_dummy\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[6\] final.vhdl(72) " "Inferred latch for \"b_dummy\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[7\] final.vhdl(72) " "Inferred latch for \"b_dummy\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[8\] final.vhdl(72) " "Inferred latch for \"b_dummy\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[9\] final.vhdl(72) " "Inferred latch for \"b_dummy\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[10\] final.vhdl(72) " "Inferred latch for \"b_dummy\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[11\] final.vhdl(72) " "Inferred latch for \"b_dummy\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[12\] final.vhdl(72) " "Inferred latch for \"b_dummy\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[13\] final.vhdl(72) " "Inferred latch for \"b_dummy\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[14\] final.vhdl(72) " "Inferred latch for \"b_dummy\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[15\] final.vhdl(72) " "Inferred latch for \"b_dummy\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[0\] final.vhdl(72) " "Inferred latch for \"a_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[1\] final.vhdl(72) " "Inferred latch for \"a_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[2\] final.vhdl(72) " "Inferred latch for \"a_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[3\] final.vhdl(72) " "Inferred latch for \"a_dummy\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[4\] final.vhdl(72) " "Inferred latch for \"a_dummy\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[5\] final.vhdl(72) " "Inferred latch for \"a_dummy\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[6\] final.vhdl(72) " "Inferred latch for \"a_dummy\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[7\] final.vhdl(72) " "Inferred latch for \"a_dummy\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[8\] final.vhdl(72) " "Inferred latch for \"a_dummy\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[9\] final.vhdl(72) " "Inferred latch for \"a_dummy\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[10\] final.vhdl(72) " "Inferred latch for \"a_dummy\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[11\] final.vhdl(72) " "Inferred latch for \"a_dummy\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[12\] final.vhdl(72) " "Inferred latch for \"a_dummy\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[13\] final.vhdl(72) " "Inferred latch for \"a_dummy\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[14\] final.vhdl(72) " "Inferred latch for \"a_dummy\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[15\] final.vhdl(72) " "Inferred latch for \"a_dummy\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_prev_dummy\[0\] final.vhdl(72) " "Inferred latch for \"carry_prev_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_prev_dummy\[0\] final.vhdl(72) " "Inferred latch for \"zero_prev_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_2_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_2_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_2_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_2_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_2_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_2_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_1_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_1_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_1_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_1_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_1_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_1_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881110 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_dummy final.vhdl(72) " "Inferred latch for \"reg_write_en_dummy\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read final.vhdl(72) " "Inferred latch for \"mem_read\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write final.vhdl(72) " "Inferred latch for \"mem_write\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] final.vhdl(72) " "Inferred latch for \"addr\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] final.vhdl(72) " "Inferred latch for \"addr\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] final.vhdl(72) " "Inferred latch for \"addr\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] final.vhdl(72) " "Inferred latch for \"addr\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] final.vhdl(72) " "Inferred latch for \"addr\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] final.vhdl(72) " "Inferred latch for \"addr\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] final.vhdl(72) " "Inferred latch for \"addr\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] final.vhdl(72) " "Inferred latch for \"addr\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] final.vhdl(72) " "Inferred latch for \"addr\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] final.vhdl(72) " "Inferred latch for \"addr\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] final.vhdl(72) " "Inferred latch for \"addr\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] final.vhdl(72) " "Inferred latch for \"addr\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] final.vhdl(72) " "Inferred latch for \"addr\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] final.vhdl(72) " "Inferred latch for \"addr\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] final.vhdl(72) " "Inferred latch for \"addr\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] final.vhdl(72) " "Inferred latch for \"addr\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_syncread_syncwrite final:add_instance\|Memory_syncread_syncwrite:mem1 " "Elaborating entity \"Memory_syncread_syncwrite\" for hierarchy \"final:add_instance\|Memory_syncread_syncwrite:mem1\"" {  } { { "final.vhdl" "mem1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu final:add_instance\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"final:add_instance\|alu:alu1\"" {  } { { "final.vhdl" "alu1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881112 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result3 alu.vhdl(60) " "VHDL Process Statement warning at alu.vhdl(60): signal \"result3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result1 alu.vhdl(54) " "VHDL Process Statement warning at alu.vhdl(54): inferring latch(es) for signal or variable \"result1\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] alu.vhdl(54) " "Inferred latch for \"result1\[0\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] alu.vhdl(54) " "Inferred latch for \"result1\[1\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] alu.vhdl(54) " "Inferred latch for \"result1\[2\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] alu.vhdl(54) " "Inferred latch for \"result1\[3\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] alu.vhdl(54) " "Inferred latch for \"result1\[4\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] alu.vhdl(54) " "Inferred latch for \"result1\[5\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] alu.vhdl(54) " "Inferred latch for \"result1\[6\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] alu.vhdl(54) " "Inferred latch for \"result1\[7\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] alu.vhdl(54) " "Inferred latch for \"result1\[8\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] alu.vhdl(54) " "Inferred latch for \"result1\[9\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] alu.vhdl(54) " "Inferred latch for \"result1\[10\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] alu.vhdl(54) " "Inferred latch for \"result1\[11\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] alu.vhdl(54) " "Inferred latch for \"result1\[12\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] alu.vhdl(54) " "Inferred latch for \"result1\[13\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] alu.vhdl(54) " "Inferred latch for \"result1\[14\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] alu.vhdl(54) " "Inferred latch for \"result1\[15\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 "|final|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa16bit final:add_instance\|alu:alu1\|fa16bit:fa2 " "Elaborating entity \"fa16bit\" for hierarchy \"final:add_instance\|alu:alu1\|fa16bit:fa2\"" {  } { { "alu.vhdl" "fa2" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa8bit final:add_instance\|alu:alu1\|fa16bit:fa2\|fa8bit:fa1 " "Elaborating entity \"fa8bit\" for hierarchy \"final:add_instance\|alu:alu1\|fa16bit:fa2\|fa8bit:fa1\"" {  } { { "fa16bit.vhd" "fa1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa16bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa1bit final:add_instance\|alu:alu1\|fa16bit:fa2\|fa8bit:fa1\|fa1bit:fa0 " "Elaborating entity \"fa1bit\" for hierarchy \"final:add_instance\|alu:alu1\|fa16bit:fa2\|fa8bit:fa1\|fa1bit:fa0\"" {  } { { "fa8bit.vhd" "fa0" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 final:add_instance\|alu:alu1\|mux2to1:to1b " "Elaborating entity \"mux2to1\" for hierarchy \"final:add_instance\|alu:alu1\|mux2to1:to1b\"" {  } { { "alu.vhdl" "to1b" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL final:add_instance\|register_file_VHDL:reg1 " "Elaborating entity \"register_file_VHDL\" for hierarchy \"final:add_instance\|register_file_VHDL:reg1\"" {  } { { "final.vhdl" "reg1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557119881121 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "368 1024 0 1 1 " "368 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "656 1023 " "Addresses ranging from 656 to 1023 are not initialized" {  } { { "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1557119881509 ""}  } { { "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1557119881509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[0\] " "Latch final:add_instance\|reg_write_data_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[0\] " "Latch final:add_instance\|alu:alu1\|result1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[1\] " "Latch final:add_instance\|reg_write_data_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[1\] " "Latch final:add_instance\|alu:alu1\|result1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[2\] " "Latch final:add_instance\|reg_write_data_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[2\] " "Latch final:add_instance\|alu:alu1\|result1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[3\] " "Latch final:add_instance\|reg_write_data_dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[3\] " "Latch final:add_instance\|alu:alu1\|result1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[4\] " "Latch final:add_instance\|reg_write_data_dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[4\] " "Latch final:add_instance\|alu:alu1\|result1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[5\] " "Latch final:add_instance\|reg_write_data_dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883976 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[5\] " "Latch final:add_instance\|alu:alu1\|result1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[6\] " "Latch final:add_instance\|reg_write_data_dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[6\] " "Latch final:add_instance\|alu:alu1\|result1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[7\] " "Latch final:add_instance\|reg_write_data_dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[7\] " "Latch final:add_instance\|alu:alu1\|result1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[8\] " "Latch final:add_instance\|reg_write_data_dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[8\] " "Latch final:add_instance\|alu:alu1\|result1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[9\] " "Latch final:add_instance\|reg_write_data_dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[9\] " "Latch final:add_instance\|alu:alu1\|result1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[10\] " "Latch final:add_instance\|reg_write_data_dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[10\] " "Latch final:add_instance\|alu:alu1\|result1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[11\] " "Latch final:add_instance\|reg_write_data_dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[11\] " "Latch final:add_instance\|alu:alu1\|result1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[12\] " "Latch final:add_instance\|reg_write_data_dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883977 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[12\] " "Latch final:add_instance\|alu:alu1\|result1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[13\] " "Latch final:add_instance\|reg_write_data_dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[13\] " "Latch final:add_instance\|alu:alu1\|result1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[14\] " "Latch final:add_instance\|reg_write_data_dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[14\] " "Latch final:add_instance\|alu:alu1\|result1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_data_dummy\[15\] " "Latch final:add_instance\|reg_write_data_dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu:alu1\|result1\[15\] " "Latch final:add_instance\|alu:alu1\|result1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_read_addr_1_dummy\[1\] " "Latch final:add_instance\|reg_read_addr_1_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s21 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s21" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_read_addr_1_dummy\[0\] " "Latch final:add_instance\|reg_read_addr_1_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s21 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s21" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_read_addr_1_dummy\[2\] " "Latch final:add_instance\|reg_read_addr_1_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s21 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s21" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[0\] " "Latch final:add_instance\|addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[1\] " "Latch final:add_instance\|addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[2\] " "Latch final:add_instance\|addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[3\] " "Latch final:add_instance\|addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[4\] " "Latch final:add_instance\|addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[5\] " "Latch final:add_instance\|addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883978 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[6\] " "Latch final:add_instance\|addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[7\] " "Latch final:add_instance\|addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[8\] " "Latch final:add_instance\|addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|addr\[9\] " "Latch final:add_instance\|addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|mem_read " "Latch final:add_instance\|mem_read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s15 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s15" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[0\] " "Latch final:add_instance\|b_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s20 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s20" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[0\] " "Latch final:add_instance\|a_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu_control_dummy\[1\] " "Latch final:add_instance\|alu_control_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|WideOr36 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|WideOr36" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|alu_control_dummy\[0\] " "Latch final:add_instance\|alu_control_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s27 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s27" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[1\] " "Latch final:add_instance\|b_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[1\] " "Latch final:add_instance\|a_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[2\] " "Latch final:add_instance\|b_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[2\] " "Latch final:add_instance\|a_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[3\] " "Latch final:add_instance\|b_dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s13 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s13" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[3\] " "Latch final:add_instance\|a_dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[4\] " "Latch final:add_instance\|b_dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s13 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s13" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883979 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[4\] " "Latch final:add_instance\|a_dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[5\] " "Latch final:add_instance\|b_dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s13 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s13" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[5\] " "Latch final:add_instance\|a_dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[6\] " "Latch final:add_instance\|b_dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[6\] " "Latch final:add_instance\|a_dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[7\] " "Latch final:add_instance\|b_dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[7\] " "Latch final:add_instance\|a_dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[8\] " "Latch final:add_instance\|b_dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[8\] " "Latch final:add_instance\|a_dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[9\] " "Latch final:add_instance\|b_dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[9\] " "Latch final:add_instance\|a_dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[10\] " "Latch final:add_instance\|b_dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[10\] " "Latch final:add_instance\|a_dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[11\] " "Latch final:add_instance\|b_dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[11\] " "Latch final:add_instance\|a_dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[12\] " "Latch final:add_instance\|b_dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883980 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[12\] " "Latch final:add_instance\|a_dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[13\] " "Latch final:add_instance\|b_dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[13\] " "Latch final:add_instance\|a_dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[14\] " "Latch final:add_instance\|b_dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[14\] " "Latch final:add_instance\|a_dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|b_dummy\[15\] " "Latch final:add_instance\|b_dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|a_dummy\[15\] " "Latch final:add_instance\|a_dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_dest_dummy\[0\] " "Latch final:add_instance\|reg_write_dest_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_dest_dummy\[1\] " "Latch final:add_instance\|reg_write_dest_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_dest_dummy\[2\] " "Latch final:add_instance\|reg_write_dest_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|reg_write_en_dummy " "Latch final:add_instance\|reg_write_en_dummy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s4 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s4" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|mem_write " "Latch final:add_instance\|mem_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s15 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s15" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|carry_control_dummy\[0\] " "Latch final:add_instance\|carry_control_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|WideOr36 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|WideOr36" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final:add_instance\|zero_control_dummy\[0\] " "Latch final:add_instance\|zero_control_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA final:add_instance\|fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal final:add_instance\|fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557119883981 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557119883981 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "regfile.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/regfile.vhdl" 26 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557119884250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "831 " "Implemented 831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557119884563 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557119884563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "813 " "Implemented 813 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557119884563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557119884563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 236 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557119884732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 10:48:04 2019 " "Processing ended: Mon May  6 10:48:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557119884732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557119884732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557119884732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557119884732 ""}
