# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Jun 17 14:41:37 2018


##### DESIGN INFO #######################################################

Top View:                "upduino_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                    Requested     Requested     Clock                                                 Clock                     Clock
Clock                                    Frequency     Period        Type                                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   1.0 MHz       1000.000      system                                                system_clkgroup           0    
upduino_top|clk_gen_derived_clock[1]     48.0 MHz      20.830        derived (from upduino_top|clk_o0_derived_clock)       Autoconstr_clkgroup_0     1425 
upduino_top|clk_o0_derived_clock         48.0 MHz      20.830        derived (from upduino_top|int_osc_inferred_clock)     Autoconstr_clkgroup_0     20   
upduino_top|clk_o1_derived_clock         48.0 MHz      20.830        derived (from upduino_top|int_osc_inferred_clock)     Autoconstr_clkgroup_0     2    
upduino_top|int_osc_inferred_clock       48.0 MHz      20.830        inferred                                              Autoconstr_clkgroup_0     15   
==========================================================================================================================================================
