
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118390                       # Number of seconds simulated
sim_ticks                                118389625200                       # Number of ticks simulated
final_tick                               1171058643265                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87254                       # Simulator instruction rate (inst/s)
host_op_rate                                   112946                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3226015                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913692                       # Number of bytes of host memory used
host_seconds                                 36698.42                       # Real time elapsed on the host
sim_insts                                  3202078929                       # Number of instructions simulated
sim_ops                                    4144954674                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2422528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       519040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1578624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4525568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1042816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1042816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18926                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12333                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35356                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20462334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4384168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13334141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38226052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8808339                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8808339                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8808339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20462334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4384168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13334141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47034392                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142124401                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23422931                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18981970                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030744                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9407031                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994534                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504586                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90146                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102158092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128944478                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23422931                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499120                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28172931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6594940                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3211416                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11922763                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138061579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109888648     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2650212      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2022205      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959480      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1115178      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603497      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212907      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762426      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13847026     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138061579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164806                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907265                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100961265                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4772641                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27738822                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111356                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4477493                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042451                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41658                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155557394                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76683                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4477493                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101816482                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1325059                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1989310                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26985733                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1467500                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153957807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21489                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269453                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602131                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       165307                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216303587                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717085552                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717085552                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45608077                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20853                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4978135                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14855317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122638                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609932                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151225660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140456778                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189107                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27612488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59858381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4305                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138061579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79237294     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24714917     17.90%     75.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11553502      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8469184      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7530288      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2988634      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960174      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458749      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148837      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138061579                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564120     68.78%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114105     13.91%     82.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141986     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117891042     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111919      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259497      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177786      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140456778                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988266                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820211                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005840                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419984453                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178875939                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136922604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141276989                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345158                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3621349                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1009                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       221089                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4477493                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         811219                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91916                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151263033                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14855317                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246862                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20839                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1106306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263210                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137924701                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741774                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532077                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19917886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19589203                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176112                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970451                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137103017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136922604                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82128410                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227542586                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360936                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28455172                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033887                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133584086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919342                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83214846     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564482     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385447      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5443807      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335985      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560450      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323364      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989376      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766329      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133584086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766329                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282082364                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307006943                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4062822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421244                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421244                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703609                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703609                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621936696                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190723806                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145515719                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142124401                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23931868                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19608612                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2024194                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9834872                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9469997                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2447717                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92982                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106023719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128411493                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23931868                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11917714                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27840223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6071995                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3717615                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12406745                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1582468                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141611884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.534019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113771661     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2246530      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3834314      2.71%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2214290      1.56%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1737565      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1541736      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          933846      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2334732      1.65%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12997210      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141611884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168387                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.903515                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105371596                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4884440                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27253203                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72528                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4030116                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3920923                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154802438                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4030116                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105902284                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         605066                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3388108                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26777818                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       908489                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153748901                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94574                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       526354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    217024798                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    715321778                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    715321778                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173763800                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43260998                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34582                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17319                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2664406                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14299708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7300714                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70721                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1664067                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148694176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139537193                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88775                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22192376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49325319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141611884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84669226     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21848173     15.43%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11778790      8.32%     83.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8749327      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8516453      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3163861      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2384168      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       321754      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       180132      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141611884                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124180     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165835     37.41%     65.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153243     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117765402     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1890168      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17263      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12588554      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7275806      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139537193                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981796                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             443258                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421218303                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170921375                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136564327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139980451                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287968                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3008515                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120362                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4030116                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         405750                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53940                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148728759                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       836674                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14299708                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7300714                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17319                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1160881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1080702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2241583                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137370376                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12272261                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2166817                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19547872                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19445761                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7275611                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966550                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136564369                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136564327                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80768773                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223741483                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960879                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360991                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101031225                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124535574                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24193427                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2041302                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137581768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.905175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714095                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87220510     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24270065     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9490365      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4995173      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4252162      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2041721      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       960861      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1490447      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2860464      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137581768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101031225                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124535574                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18471545                       # Number of memory references committed
system.switch_cpus1.commit.loads             11291193                       # Number of loads committed
system.switch_cpus1.commit.membars              17264                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18068705                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112114232                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2575795                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2860464                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283450305                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301489793                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 512517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101031225                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124535574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101031225                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406737                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406737                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710865                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710865                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       617756357                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190666910                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144508253                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34528                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142124401                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20920440                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18335253                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1630379                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10361713                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10106667                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1453820                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        51127                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110354358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116289075                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20920440                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11560487                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23653359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5330173                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1901212                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12578602                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1028797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139599203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115945844     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1188889      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2177769      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1824469      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3354032      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3626595      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          789375      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          619365      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10072865      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139599203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147198                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818220                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109495963                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2939194                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23455241                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23382                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3685419                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2244057                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4856                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131203825                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1326                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3685419                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109934157                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1421919                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       737203                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23028980                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       791521                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     130284309                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         82880                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       478689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    173000325                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    591087818                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    591087818                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    139570142                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33430174                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18567                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9289                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2504394                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21714510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4204056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        76220                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       936183                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128759461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120979124                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        97325                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21338949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45780683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139599203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866618                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477768                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89244277     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20509259     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10290754      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6758195      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7040541      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3644130      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1630634      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       404150      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77263      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139599203                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         302586     59.97%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126520     25.08%     85.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        75458     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     95478895     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1011291      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9278      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20306193     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4173467      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120979124                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851220                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             504564                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004171                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    382159340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150117265                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118243710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121483688                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       224383                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3920959                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130266                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3685419                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         960467                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48347                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128778026                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21714510                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4204056                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9289                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          290                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       789050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       968741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1757791                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119678565                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19992280                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1300559                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24165594                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18438202                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4173314                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842069                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118350202                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118243710                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68295574                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        162050889                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.831973                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421445                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93806518                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    106533583                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22245325                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1634820                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135913784                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783832                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660092                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     96356526     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15342410     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11102151      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2479861      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2819228      2.07%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1000987      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4196545      3.09%     98.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       842437      0.62%     98.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1773639      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135913784                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93806518                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     106533583                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21867339                       # Number of memory references committed
system.switch_cpus2.commit.loads             17793549                       # Number of loads committed
system.switch_cpus2.commit.membars               9276                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16686073                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92988456                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1437376                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1773639                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262919053                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          261243319                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2525198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93806518                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            106533583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93806518                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.515080                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.515080                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660031                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660031                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       553735595                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      155309204                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137682367                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18552                       # number of misc regfile writes
system.l20.replacements                         18940                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727424                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29180                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.928855                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.569076                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.361198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3655.269011                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6329.800716                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024079                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000817                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.356960                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.618145                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54046                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54046                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19872                       # number of Writeback hits
system.l20.Writeback_hits::total                19872                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54046                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54046                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54046                       # number of overall hits
system.l20.overall_hits::total                  54046                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18926                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18939                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18926                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18939                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18926                       # number of overall misses
system.l20.overall_misses::total                18939                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3739869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5299815267                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5303555136                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3739869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5299815267                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5303555136                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3739869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5299815267                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5303555136                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72972                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72985                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19872                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72972                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72985                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72972                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72985                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259360                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259492                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259360                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259492                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259360                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259492                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 287682.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 280028.282099                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 280033.535878                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 287682.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 280028.282099                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 280033.535878                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 287682.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 280028.282099                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 280033.535878                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3536                       # number of writebacks
system.l20.writebacks::total                     3536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18926                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18939                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18926                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18939                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18926                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18939                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2935017                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4127848526                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4130783543                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2935017                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4127848526                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4130783543                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2935017                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4127848526                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4130783543                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259360                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259492                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259360                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259492                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259360                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259492                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225770.538462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 218104.645778                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 218109.907756                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 225770.538462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 218104.645778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 218109.907756                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 225770.538462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 218104.645778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 218109.907756                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4070                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316240                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14310                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.099231                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          480.488818                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.746923                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1884.281410                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.868828                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7857.614021                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046923                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001440                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.184012                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000280                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767345                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29279                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29279                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9570                       # number of Writeback hits
system.l21.Writeback_hits::total                 9570                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29279                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29279                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29279                       # number of overall hits
system.l21.overall_hits::total                  29279                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4055                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4070                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4055                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4070                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4055                       # number of overall misses
system.l21.overall_misses::total                 4070                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3772223                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1145401716                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1149173939                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3772223                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1145401716                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1149173939                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3772223                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1145401716                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1149173939                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33334                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33349                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9570                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9570                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33334                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33349                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33334                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33349                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121648                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122043                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121648                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122043                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121648                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122043                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 251481.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282466.514427                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282352.319165                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 251481.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282466.514427                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282352.319165                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 251481.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282466.514427                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282352.319165                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2623                       # number of writebacks
system.l21.writebacks::total                     2623                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4055                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4070                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4055                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4070                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4055                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4070                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2841505                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    894280726                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    897122231                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2841505                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    894280726                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    897122231                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2841505                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    894280726                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    897122231                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121648                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122043                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121648                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122043                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121648                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122043                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189433.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220537.786930                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220423.152580                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 189433.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220537.786930                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220423.152580                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 189433.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220537.786930                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220423.152580                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12347                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          197194                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24635                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.004628                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          423.699880                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.573995                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5489.681117                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6366.045008                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034481                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000698                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.446751                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.518070                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34003                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34003                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9567                       # number of Writeback hits
system.l22.Writeback_hits::total                 9567                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34003                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34003                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34003                       # number of overall hits
system.l22.overall_hits::total                  34003                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12333                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12347                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12333                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12347                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12333                       # number of overall misses
system.l22.overall_misses::total                12347                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3334735                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3438339807                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3441674542                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3334735                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3438339807                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3441674542                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3334735                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3438339807                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3441674542                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        46336                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              46350                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9567                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9567                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        46336                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               46350                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        46336                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              46350                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266165                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266386                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266165                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266386                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266165                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266386                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 278791.843590                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 278745.812100                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 278791.843590                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 278745.812100                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 278791.843590                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 278745.812100                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1988                       # number of writebacks
system.l22.writebacks::total                     1988                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12333                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12347                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12333                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12347                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12333                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12347                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2674523155                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2676991602                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2674523155                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2676991602                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2674523155                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2676991602                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266165                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266386                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266165                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266386                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266165                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266386                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216859.089840                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 216813.120758                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 216859.089840                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 216813.120758                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 216859.089840                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 216813.120758                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011930364                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040182.185484                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11922747                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11922747                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11922747                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11922747                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11922747                       # number of overall hits
system.cpu0.icache.overall_hits::total       11922747                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4681943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4681943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4681943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4681943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4681943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4681943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11922763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11922763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11922763                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11922763                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11922763                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11922763                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 292621.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 292621.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 292621.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 292621.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 292621.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 292621.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3847769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3847769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3847769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3847769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3847769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3847769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 295982.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 295982.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72972                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582441                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73228                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2452.373969                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504585                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495415                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900409                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099591                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592084                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20634                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20634                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16584789                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16584789                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16584789                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16584789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176778                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176778                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176778                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176778                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176778                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176778                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23733464582                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23733464582                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23733464582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23733464582                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23733464582                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23733464582                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9768862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9768862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761567                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761567                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761567                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761567                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018096                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010547                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010547                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010547                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010547                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134255.759099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134255.759099                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134255.759099                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134255.759099                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134255.759099                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134255.759099                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19872                       # number of writebacks
system.cpu0.dcache.writebacks::total            19872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103806                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103806                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103806                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103806                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72972                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72972                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72972                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72972                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72972                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72972                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8991426576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8991426576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8991426576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8991426576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8991426576                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8991426576                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004354                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004354                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123217.488571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123217.488571                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123217.488571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123217.488571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123217.488571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123217.488571                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997278                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013703015                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198921.941432                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997278                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12406729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12406729                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12406729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12406729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12406729                       # number of overall hits
system.cpu1.icache.overall_hits::total       12406729                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4216073                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4216073                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4216073                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4216073                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4216073                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4216073                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12406745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12406745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12406745                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12406745                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12406745                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12406745                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 263504.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 263504.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 263504.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 263504.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 263504.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 263504.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3919123                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3919123                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3919123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3919123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3919123                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3919123                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261274.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 261274.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 261274.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 261274.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 261274.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 261274.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33334                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162700242                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33590                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4843.710688                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.050979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.949021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902543                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097457                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9150340                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9150340                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7145825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7145825                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17290                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17264                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16296165                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16296165                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16296165                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16296165                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85229                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85229                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85229                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85229                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85229                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8471786170                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8471786170                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8471786170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8471786170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8471786170                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8471786170                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9235569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9235569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7145825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7145825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16381394                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16381394                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16381394                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16381394                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009228                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005203                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005203                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99400.276549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99400.276549                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99400.276549                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99400.276549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99400.276549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99400.276549                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9570                       # number of writebacks
system.cpu1.dcache.writebacks::total             9570                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51895                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51895                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51895                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51895                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51895                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33334                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33334                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33334                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33334                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33334                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3089490584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3089490584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3089490584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3089490584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3089490584                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3089490584                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92682.863863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92682.863863                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92682.863863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92682.863863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92682.863863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92682.863863                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.992728                       # Cycle average of tags in use
system.cpu2.icache.total_refs               918563249                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1697898.796673                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.992728                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866976                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12578586                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12578586                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12578586                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12578586                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12578586                       # number of overall hits
system.cpu2.icache.overall_hits::total       12578586                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3975992                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3975992                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3975992                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3975992                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3975992                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3975992                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12578602                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12578602                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12578602                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12578602                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12578602                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12578602                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 248499.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 248499.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 248499.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3450935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3450935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3450935                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 246495.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46336                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226087534                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46592                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4852.496866                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.665134                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.334866                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.834629                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.165371                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18096774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18096774                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4055220                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4055220                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9291                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22151994                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22151994                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22151994                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22151994                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171540                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171540                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       171540                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        171540                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       171540                       # number of overall misses
system.cpu2.dcache.overall_misses::total       171540                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25895283396                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25895283396                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25895283396                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25895283396                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25895283396                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25895283396                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18268314                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18268314                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4055220                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4055220                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22323534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22323534                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22323534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22323534                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009390                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009390                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007684                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007684                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007684                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007684                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 150957.697307                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 150957.697307                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 150957.697307                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 150957.697307                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 150957.697307                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 150957.697307                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9567                       # number of writebacks
system.cpu2.dcache.writebacks::total             9567                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       125204                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       125204                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       125204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       125204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       125204                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       125204                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46336                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46336                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46336                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46336                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46336                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46336                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5755326796                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5755326796                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5755326796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5755326796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5755326796                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5755326796                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002076                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002076                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124208.537552                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124208.537552                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124208.537552                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124208.537552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124208.537552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124208.537552                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
