INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_computeS2.cpp
   Compiling my_tb.cpp_pre.cpp.tb.cpp
   Compiling Compute.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

Total: 16384
Correct: 13308
Incorrect: 3076
Accuracy: 81.2256%
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_computeS2_top glbl -prj computeS2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s computeS2 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_325yd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_325yd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_weiHfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiHfu_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiHfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Relu1D4bbk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bbk_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bbk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingDataWidthCo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new403.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Relu1D_bfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_bfk_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_bfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_CloneStUhA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_CloneStUhA_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_CloneStUhA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new395_xdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_xdS_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_xdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_1_wQgW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wQgW_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wQgW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_axi_s_outputGrp_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outputGrp_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_ResizeSbhl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_ResizeSbhl_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_ResizeSbhl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DBbdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbdk_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbdk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/grouperPE_featurecud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_featurecud_ram
INFO: [VRFC 10-311] analyzing module grouperPE_featurecud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new395.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_weiIfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiIfE_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiIfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DBuffer_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingMaxPool_JfO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_JfO_ram
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_JfO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DMbak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbak_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Streamibgk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streamibgk_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streamibgk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Relu1D3Zio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D3Zio_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D3Zio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Streamibck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streamibck_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streamibck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/ResizeStream_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DMbek.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbek_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbek
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_1_wShg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wShg_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wShg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_325yd2_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_325yd2_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingDataWidthCo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/ResizeStream_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new399_DeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_DeQ_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_DeQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Streami7jG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streami7jG_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streami7jG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new399_Aem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_Aem_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_Aem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DBXh4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBXh4_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBXh4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/get_random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_random
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Relu1D_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/grouperPE_sampStoncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_sampStoncg_ram
INFO: [VRFC 10-311] analyzing module grouperPE_sampStoncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_325yd2_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_325yd2_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_grouperVhK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_grouperVhK_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_grouperVhK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Streami4jc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streami4jc_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streami4jc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_axi_s_s2_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_s2_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_axi_s_inputGrp_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inputGrp_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new395_udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_udo_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new395_vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_vdy_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DB5jm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DB5jm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DB5jm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_432sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_432sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/fifo_w32_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingDataWidthCo_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/grouperPE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DBuffer_new_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new403_Lf8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_Lf8_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_Lf8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Relu1D43i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D43i2_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D43i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_325yd2_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_325yd2_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new403_Ngs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_Ngs_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_Ngs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DBuffer_new394.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new394
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingDataWidthCo_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new399_CeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_CeG_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_CeG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/ResizeStream_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_1_wThq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wThq_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wThq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new403_Mgi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_Mgi_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_Mgi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_computeS2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DBuffer_new3tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new3tde_ram
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new3tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DMYie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMYie_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMYie
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingDataWidthCo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Relu1D_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_325yd2_x_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_325yd2_x_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new395_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_wdI_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new395_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_weiFfa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiFfa_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiFfa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_axi_s_input1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/StreamingMaxPool_Pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_Pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Relu1D400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D400
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DBuffer_new398.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new398
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Relu1D404.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D404
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Relu1D396.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D396
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Streami8jQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streami8jQ_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streami8jQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new399_Bew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_Bew_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399_Bew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/ResizeStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DB1iI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DB1iI_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DB1iI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2_mux_432rcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS2_mux_432rcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/grouperPE_indexedfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_indexedfYi_ram
INFO: [VRFC 10-311] analyzing module grouperPE_indexedfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/grouperPE_featurebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_featurebkb_ram
INFO: [VRFC 10-311] analyzing module grouperPE_featurebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Streami0iy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streami0iy_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streami0iy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new399.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new399
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_ResizeSWhU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_ResizeSWhU_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_ResizeSWhU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_1_wRg6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wRg6_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wRg6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DM6jw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DM6jw_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DM6jw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/grouperPE_sampledjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_sampledjbC_ram
INFO: [VRFC 10-311] analyzing module grouperPE_sampledjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new403_OgC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_OgC_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new403_OgC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/CloneStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CloneStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DB9j0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DB9j0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DB9j0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DBuffer_new402.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new402
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/start_for_Conv1DM2iS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DM2iS_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DM2iS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Conv1DMac_new_weiGfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiGfk_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weiGfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/Relu1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ResizeStream_3
Compiling module xil_defaultlib.ResizeStream_2
Compiling module xil_defaultlib.CloneStream
Compiling module xil_defaultlib.grouperPE_featurebkb_ram
Compiling module xil_defaultlib.grouperPE_featurebkb(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_featurecud_ram
Compiling module xil_defaultlib.grouperPE_featurecud(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_indexedfYi_ram
Compiling module xil_defaultlib.grouperPE_indexedfYi(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_sampledjbC_ram
Compiling module xil_defaultlib.grouperPE_sampledjbC(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_sampStoncg_ram
Compiling module xil_defaultlib.grouperPE_sampStoncg(DataWidth=3...
Compiling module xil_defaultlib.get_random
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.computeS2_mux_432rcU(ID=1)
Compiling module xil_defaultlib.computeS2_mux_432sc4(ID=1,din0_W...
Compiling module xil_defaultlib.fifo_w32_d256_A
Compiling module xil_defaultlib.grouperPE
Compiling module xil_defaultlib.Conv1DBuffer_new3tde_ram
Compiling module xil_defaultlib.Conv1DBuffer_new3tde(DataWidth=8...
Compiling module xil_defaultlib.Conv1DBuffer_new394
Compiling module xil_defaultlib.Conv1DMac_new395_udo_rom
Compiling module xil_defaultlib.Conv1DMac_new395_udo(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new395_vdy_rom
Compiling module xil_defaultlib.Conv1DMac_new395_vdy(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new395_wdI_rom
Compiling module xil_defaultlib.Conv1DMac_new395_wdI(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new395_xdS_rom
Compiling module xil_defaultlib.Conv1DMac_new395_xdS(DataWidth=7...
Compiling module xil_defaultlib.computeS2_mux_325yd2(ID=1,din0_W...
Compiling module xil_defaultlib.Conv1DMac_new395
Compiling module xil_defaultlib.Relu1D396
Compiling module xil_defaultlib.StreamingDataWidthCo_1
Compiling module xil_defaultlib.Conv1DBuffer_new398
Compiling module xil_defaultlib.Conv1DMac_new399_Aem_rom
Compiling module xil_defaultlib.Conv1DMac_new399_Aem(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new399_Bew_rom
Compiling module xil_defaultlib.Conv1DMac_new399_Bew(DataWidth=8...
Compiling module xil_defaultlib.Conv1DMac_new399_CeG_rom
Compiling module xil_defaultlib.Conv1DMac_new399_CeG(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new399_DeQ_rom
Compiling module xil_defaultlib.Conv1DMac_new399_DeQ(DataWidth=8...
Compiling module xil_defaultlib.computeS2_mux_325yd2_x(ID=1,din0...
Compiling module xil_defaultlib.Conv1DMac_new399
Compiling module xil_defaultlib.Relu1D400
Compiling module xil_defaultlib.StreamingDataWidthCo
Compiling module xil_defaultlib.Conv1DBuffer_new
Compiling module xil_defaultlib.Conv1DMac_new_weiFfa_rom
Compiling module xil_defaultlib.Conv1DMac_new_weiFfa(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_weiGfk_rom
Compiling module xil_defaultlib.Conv1DMac_new_weiGfk(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_weiHfu_rom
Compiling module xil_defaultlib.Conv1DMac_new_weiHfu(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_weiIfE_rom
Compiling module xil_defaultlib.Conv1DMac_new_weiIfE(DataWidth=7...
Compiling module xil_defaultlib.computeS2_mux_325yd2_x_x(ID=1,di...
Compiling module xil_defaultlib.Conv1DMac_new
Compiling module xil_defaultlib.Relu1D
Compiling module xil_defaultlib.StreamingDataWidthCo_2
Compiling module xil_defaultlib.StreamingMaxPool_JfO_ram
Compiling module xil_defaultlib.StreamingMaxPool_JfO(DataWidth=8...
Compiling module xil_defaultlib.StreamingMaxPool_Pre
Compiling module xil_defaultlib.Conv1DBuffer_new402
Compiling module xil_defaultlib.Conv1DMac_new403_Lf8_rom
Compiling module xil_defaultlib.Conv1DMac_new403_Lf8(DataWidth=4...
Compiling module xil_defaultlib.Conv1DMac_new403_Mgi_rom
Compiling module xil_defaultlib.Conv1DMac_new403_Mgi(DataWidth=4...
Compiling module xil_defaultlib.Conv1DMac_new403_Ngs_rom
Compiling module xil_defaultlib.Conv1DMac_new403_Ngs(DataWidth=4...
Compiling module xil_defaultlib.Conv1DMac_new403_OgC_rom
Compiling module xil_defaultlib.Conv1DMac_new403_OgC(DataWidth=4...
Compiling module xil_defaultlib.computeS2_mux_325yd2_x_x_x(ID=1,...
Compiling module xil_defaultlib.Conv1DMac_new403
Compiling module xil_defaultlib.Relu1D404
Compiling module xil_defaultlib.StreamingDataWidthCo_3
Compiling module xil_defaultlib.Conv1DBuffer_new_1
Compiling module xil_defaultlib.Conv1DMac_new_1_wQgW_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wQgW(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_1_wRg6_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wRg6(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_1_wShg_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wShg(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_1_wThq_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wThq(DataWidth=7...
Compiling module xil_defaultlib.computeS2_mux_325yd2_x_x_x_x(ID=...
Compiling module xil_defaultlib.Conv1DMac_new_1
Compiling module xil_defaultlib.Relu1D_1
Compiling module xil_defaultlib.StreamingDataWidthCo_4
Compiling module xil_defaultlib.ResizeStream_1
Compiling module xil_defaultlib.ResizeStream
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_CloneStUhA_shiftReg
Compiling module xil_defaultlib.start_for_CloneStUhA
Compiling module xil_defaultlib.start_for_grouperVhK_shiftReg
Compiling module xil_defaultlib.start_for_grouperVhK
Compiling module xil_defaultlib.start_for_ResizeSWhU_shiftReg
Compiling module xil_defaultlib.start_for_ResizeSWhU
Compiling module xil_defaultlib.start_for_Conv1DBXh4_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBXh4
Compiling module xil_defaultlib.start_for_Conv1DMYie_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMYie
Compiling module xil_defaultlib.start_for_Relu1D3Zio_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D3Zio
Compiling module xil_defaultlib.start_for_Streami0iy_shiftReg
Compiling module xil_defaultlib.start_for_Streami0iy
Compiling module xil_defaultlib.start_for_Conv1DB1iI_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DB1iI
Compiling module xil_defaultlib.start_for_Conv1DM2iS_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DM2iS
Compiling module xil_defaultlib.start_for_Relu1D43i2_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D43i2
Compiling module xil_defaultlib.start_for_Streami4jc_shiftReg
Compiling module xil_defaultlib.start_for_Streami4jc
Compiling module xil_defaultlib.start_for_Conv1DB5jm_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DB5jm
Compiling module xil_defaultlib.start_for_Conv1DM6jw_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DM6jw
Compiling module xil_defaultlib.start_for_Relu1D_U0_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D_U0
Compiling module xil_defaultlib.start_for_Streami7jG_shiftReg
Compiling module xil_defaultlib.start_for_Streami7jG
Compiling module xil_defaultlib.start_for_Streami8jQ_shiftReg
Compiling module xil_defaultlib.start_for_Streami8jQ
Compiling module xil_defaultlib.start_for_Conv1DB9j0_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DB9j0
Compiling module xil_defaultlib.start_for_Conv1DMbak_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbak
Compiling module xil_defaultlib.start_for_Relu1D4bbk_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4bbk
Compiling module xil_defaultlib.start_for_Streamibck_shiftReg
Compiling module xil_defaultlib.start_for_Streamibck
Compiling module xil_defaultlib.start_for_Conv1DBbdk_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbdk
Compiling module xil_defaultlib.start_for_Conv1DMbek_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbek
Compiling module xil_defaultlib.start_for_Relu1D_bfk_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D_bfk
Compiling module xil_defaultlib.start_for_Streamibgk_shiftReg
Compiling module xil_defaultlib.start_for_Streamibgk
Compiling module xil_defaultlib.start_for_ResizeSbhl_shiftReg
Compiling module xil_defaultlib.start_for_ResizeSbhl
Compiling module xil_defaultlib.computeS2
Compiling module xil_defaultlib.fifo(DEPTH=16384,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_input1_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1536,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_inputGrp_V_V
Compiling module xil_defaultlib.AESL_axi_s_outputGrp_V_V
Compiling module xil_defaultlib.AESL_axi_s_s2_out_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_computeS2_top
Compiling module work.glbl
Built simulation snapshot computeS2

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/xsim.dir/computeS2/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 26 22:22:40 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/computeS2/xsim_script.tcl
# xsim {computeS2} -autoloadwcfg -tclbatch {computeS2.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source computeS2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [39.30%] @ "100000145000"
// RTL Simulation : 0 / 1 [78.61%] @ "200000155000"
// RTL Simulation : 1 / 1 [100.00%] @ "217456015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 217456055 ns : File "/home/tukl/Amur/IndividualSyn/S2/solution1/sim/verilog/computeS2.autotb.v" Line 340
run: Time (s): cpu = 00:00:00.18 ; elapsed = 00:35:45 . Memory (MB): peak = 1165.328 ; gain = 0.000 ; free physical = 6554 ; free virtual = 65461
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 26 22:58:32 2023...

Total: 16384
Correct: 13124
Incorrect: 3260
Accuracy: 80.1025%
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
