$date
	Sun Sep 29 11:10:39 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s6 $end
$var wire 1 " s5 $end
$var wire 1 # s4 $end
$var wire 1 $ s3 $end
$var wire 1 % s2 $end
$var wire 1 & s1 $end
$var wire 1 ' s0 $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + d $end
$var reg 1 , ready $end
$var reg 1 - reset $end
$scope module ex_instancia1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + d $end
$var wire 1 , ready $end
$var wire 1 - reset $end
$var reg 1 ' s0 $end
$var reg 1 & s1 $end
$var reg 1 % s2 $end
$var reg 1 $ s3 $end
$var reg 1 # s4 $end
$var reg 1 " s5 $end
$var reg 1 ! s6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
x,
0+
0*
0)
0(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1!
1"
1#
1$
1%
1&
1'
1-
#2
1,
#3
1+
1,
#4
0+
1*
1,
#5
1+
1,
#6
0+
0*
1)
1,
#7
1+
1,
#8
0+
1*
1,
#9
1+
1,
#10
0+
0*
0)
1(
1,
#11
1+
1,
#12
0+
1*
1,
#13
1+
1,
#14
0+
0*
1)
1,
#15
1+
1,
#16
0+
1*
1,
#17
1+
1,
