vcs \
-PP \
-sverilog \
-debug_all \
+lint=TFIPC-L \
+libext+.sv+.v+.vs \
+warn=noISALS \
+vcs+lic+wait \
-timescale=1ns/1ps \
-assert svaext \
+incdir+. \
+incdir+$RTL_CAD_ROOT/synopsys/designcompiler/M-2016.12-SP3/dw/sim_ver \
+incdir+../../../target/hqm_func_per_vf_nebulon_lib/nebulon/output/sverilog \
+incdir+../../../target/hqm_msix_mem_nebulon_lib/nebulon/output/sverilog \
+incdir+../../../target/hqm_system_csr_nebulon_lib/nebulon/output/sverilog \
+incdir+../../../target/hqm_pf_cfg_nebulon_lib/nebulon/output/sverilog \
+incdir+../../../target/hqm_vf_cfg_nebulon_lib/nebulon/output/sverilog \
+incdir+/p/hdk/rtl/proj_tools/nebulon_data/shdk74/17.39.01_real_agents_nebww40/include \
-v ../hqm_AW_map.sv \
-y /p/hdk/cad/ctech/c2v17ww20b_hdk145/source/v \
-y /p/hdk/cad/ctech/ctech_exp_c2v17ww24e_sdg/source/v \
-y $RTL_CAD_ROOT/synopsys/designcompiler/M-2016.12-SP3/dw/sim_ver \
-y ../../../target/hqm_pf_cfg_nebulon_lib/nebulon/output/sverilog \
-y ../../../target/hqm_vf_cfg_nebulon_lib/nebulon/output/sverilog \
-y ../../../target/hqm_func_per_vf_nebulon_lib/nebulon/output/sverilog \
-y ../../../target/hqm_msix_mem_nebulon_lib/nebulon/output/sverilog \
-y ../../../target/hqm_system_csr_nebulon_lib/nebulon/output/sverilog \
/p/hdk/cad/ctech/c2v17ww20b_hdk145/source/v/ctech_1_to_2_map.sv \
-y /p/hdk/rtl/cad/x86-64_linux26/dt/sva_lib/6.0p1/SVA_LIB \
+incdir+/p/hdk/rtl/cad/x86-64_linux26/dt/sva_lib/6.0p1/SVA_LIB \
-y ../../../subIP/sip/AW/src/rtl \
+incdir+../../../subIP/sip/AW/src/rtl \
-y ../../../src/rtl \
+incdir+../../../src/rtl \
-y ../../../src/rtl/system \
+incdir+../../../src/rtl/system \
/p/hdk/rtl/proj_tools/nebulon_data/shdk74/17.39.01_real_agents_nebww40/include/rtlgen_pkg_v12.vh \
../../../target/hqm_pf_cfg_nebulon_lib/nebulon/output/sverilog/hqm_pf_cfg_pkg.vh \
../../../target/hqm_vf_cfg_nebulon_lib/nebulon/output/sverilog/hqm_vf_cfg_pkg.vh \
../../../target/hqm_func_per_vf_nebulon_lib/nebulon/output/sverilog/hqm_func_per_vf_pkg.vh \
../../../target/hqm_msix_mem_nebulon_lib/nebulon/output/sverilog/hqm_msix_mem_pkg.vh \
../../../target/hqm_system_csr_nebulon_lib/nebulon/output/sverilog/hqm_system_csr_pkg.vh \
../../../subIP/sip/AW/src/rtl/hqm_AW_pkg.sv \
../../../src/rtl/hqm_iosf_pkg.sv \
../../../src/rtl/hqm_pkg.sv \
../../../src/rtl/hqm_core_pkg.sv \
../../../src/rtl/system/hqm_system_pkg.sv \
../../../src/rtl/system/hqm_system_type_pkg.sv \
../../../src/rtl/system/hqm_system_func_pkg.sv \
+define+INTEL_INST_ON \
+error+200 \
tb.sv \
