`begin_keywords "1800-2005"
module IXC_MC_IFIFO ( ackClkX, ackLenX );
output wire logic ackClkX ;
output wire logic[17 : 0] ackLenX ;
endmodule
`end_keywords
/**portGenericDumpBegin ackClkX ackLenX portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
