Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Fri Nov 25 12:46:30 2022
| Host             : DESKTOP-PUQ0QT0 running 64-bit major release  (build 9200)
| Command          : report_power -file SDF_Top_power_routed.rpt -pb SDF_Top_power_summary_routed.pb -rpx SDF_Top_power_routed.rpx
| Design           : SDF_Top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 91.472 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 90.987                           |
| Device Static (W)        | 0.485                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    27.176 |     6772 |       --- |             --- |
|   LUT as Logic          |    23.897 |     2701 |     20800 |           12.99 |
|   CARRY4                |     1.796 |      393 |      8150 |            4.82 |
|   Register              |     1.078 |     3059 |     41600 |            7.35 |
|   LUT as Shift Register |     0.382 |      192 |      9600 |            2.00 |
|   F7/F8 Muxes           |     0.017 |       12 |     32600 |            0.04 |
|   BUFG                  |     0.006 |        8 |        32 |           25.00 |
|   Others                |     0.000 |       76 |       --- |             --- |
| Signals                 |    30.267 |     5775 |       --- |             --- |
| DSPs                    |    25.812 |       26 |        90 |           28.89 |
| I/O                     |     7.732 |       66 |       106 |           62.26 |
| Static Power            |     0.485 |          |           |                 |
| Total                   |    91.472 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    83.728 |      83.388 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.676 |       0.622 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     3.601 |       3.600 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| SDF_Top                            |    90.987 |
|   SDF_stage_wrap[1].SDF_stage_inst |    13.483 |
|     BU_inst                        |     1.127 |
|     Rotator_inst                   |    10.501 |
|     SR_FIFO_inst                   |     0.300 |
|     TF_ROM_inst                    |     0.240 |
|   SDF_stage_wrap[2].SDF_stage_inst |    12.999 |
|     BU_inst                        |     1.038 |
|     Rotator_inst                   |    10.594 |
|     SR_FIFO_inst                   |     0.270 |
|   SDF_stage_wrap[3].SDF_stage_inst |    13.224 |
|     BU_inst                        |     1.079 |
|     Rotator_inst                   |    10.620 |
|     SR_FIFO_inst                   |     0.264 |
|   SDF_stage_wrap[4].SDF_stage_inst |    13.090 |
|     BU_inst                        |     1.060 |
|     Rotator_inst                   |    10.264 |
|     SR_FIFO_inst                   |     0.276 |
|     TF_ROM_inst                    |     0.318 |
|   SDF_stage_wrap[5].SDF_stage_inst |    13.089 |
|     BU_inst                        |     1.084 |
|     Rotator_inst                   |    10.305 |
|     SR_FIFO_inst                   |     0.272 |
|     TF_ROM_inst                    |     0.263 |
|   SDF_stage_wrap[6].SDF_stage_inst |    10.862 |
|     BU_inst                        |     1.021 |
|     Rotator_inst                   |     8.500 |
|     SR_FIFO_inst                   |     0.158 |
|     TF_ROM_inst                    |     0.079 |
|   SDF_stage_wrap[7].SDF_stage_inst |     6.310 |
|     BU_inst                        |     1.007 |
|     Rotator_inst                   |     4.176 |
|     SR_FIFO_inst                   |     0.104 |
+------------------------------------+-----------+


