--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml DIVIDER.twx DIVIDER.ncd -o DIVIDER.twr DIVIDER.pcf

Design file:              DIVIDER.ncd
Physical constraint file: DIVIDER.pcf
Device,package,speed:     xc3s1000,fg320,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D<0>        |    0.699(R)|    0.454(R)|CLK_BUFGP         |   0.000|
D<1>        |    0.479(R)|    0.630(R)|CLK_BUFGP         |   0.000|
D<2>        |    0.718(R)|    0.453(R)|CLK_BUFGP         |   0.000|
D<3>        |    0.642(R)|    0.514(R)|CLK_BUFGP         |   0.000|
D<4>        |    0.701(R)|    0.485(R)|CLK_BUFGP         |   0.000|
D<5>        |    0.829(R)|    0.383(R)|CLK_BUFGP         |   0.000|
D<6>        |    0.738(R)|    0.438(R)|CLK_BUFGP         |   0.000|
D<7>        |    0.975(R)|    0.248(R)|CLK_BUFGP         |   0.000|
D<8>        |    1.054(R)|    0.182(R)|CLK_BUFGP         |   0.000|
D<9>        |    1.017(R)|    0.212(R)|CLK_BUFGP         |   0.000|
D<10>       |    1.245(R)|   -0.004(R)|CLK_BUFGP         |   0.000|
D<11>       |    0.963(R)|    0.222(R)|CLK_BUFGP         |   0.000|
D<12>       |    0.981(R)|    0.207(R)|CLK_BUFGP         |   0.000|
D<13>       |    1.213(R)|    0.022(R)|CLK_BUFGP         |   0.000|
D<14>       |    1.999(R)|   -0.566(R)|CLK_BUFGP         |   0.000|
D<15>       |    1.450(R)|   -0.127(R)|CLK_BUFGP         |   0.000|
D<16>       |    1.452(R)|   -0.116(R)|CLK_BUFGP         |   0.000|
D<17>       |    1.417(R)|   -0.088(R)|CLK_BUFGP         |   0.000|
D<18>       |    1.847(R)|   -0.432(R)|CLK_BUFGP         |   0.000|
D<19>       |    1.677(R)|   -0.296(R)|CLK_BUFGP         |   0.000|
D<20>       |    2.149(R)|   -0.744(R)|CLK_BUFGP         |   0.000|
D<21>       |    2.058(R)|   -0.671(R)|CLK_BUFGP         |   0.000|
D<22>       |    1.287(R)|    0.016(R)|CLK_BUFGP         |   0.000|
D<23>       |    1.547(R)|   -0.192(R)|CLK_BUFGP         |   0.000|
D<24>       |    1.057(R)|    0.177(R)|CLK_BUFGP         |   0.000|
D<25>       |    1.828(R)|   -0.440(R)|CLK_BUFGP         |   0.000|
D<26>       |    1.043(R)|    0.183(R)|CLK_BUFGP         |   0.000|
D<27>       |    1.202(R)|    0.056(R)|CLK_BUFGP         |   0.000|
D<28>       |    1.073(R)|    0.159(R)|CLK_BUFGP         |   0.000|
D<29>       |    1.193(R)|    0.063(R)|CLK_BUFGP         |   0.000|
D<30>       |    1.474(R)|   -0.162(R)|CLK_BUFGP         |   0.000|
D<31>       |    1.162(R)|    0.088(R)|CLK_BUFGP         |   0.000|
NUM<0>      |    0.288(R)|    0.777(R)|CLK_BUFGP         |   0.000|
NUM<1>      |    0.128(R)|    0.905(R)|CLK_BUFGP         |   0.000|
NUM<2>      |    0.043(R)|    0.977(R)|CLK_BUFGP         |   0.000|
NUM<3>      |    0.240(R)|    0.819(R)|CLK_BUFGP         |   0.000|
NUM<4>      |    0.332(R)|    0.745(R)|CLK_BUFGP         |   0.000|
NUM<5>      |    0.134(R)|    0.904(R)|CLK_BUFGP         |   0.000|
NUM<6>      |    0.282(R)|    0.784(R)|CLK_BUFGP         |   0.000|
NUM<7>      |    0.135(R)|    0.902(R)|CLK_BUFGP         |   0.000|
NUM<8>      |    0.280(R)|    0.786(R)|CLK_BUFGP         |   0.000|
NUM<9>      |    0.120(R)|    0.914(R)|CLK_BUFGP         |   0.000|
NUM<10>     |    0.280(R)|    0.786(R)|CLK_BUFGP         |   0.000|
NUM<11>     |    0.133(R)|    0.904(R)|CLK_BUFGP         |   0.000|
NUM<12>     |    0.282(R)|    0.784(R)|CLK_BUFGP         |   0.000|
NUM<13>     |    0.122(R)|    0.912(R)|CLK_BUFGP         |   0.000|
NUM<14>     |    0.047(R)|    0.972(R)|CLK_BUFGP         |   0.000|
NUM<15>     |    0.244(R)|    0.814(R)|CLK_BUFGP         |   0.000|
NUM<16>     |    0.288(R)|    0.777(R)|CLK_BUFGP         |   0.000|
NUM<17>     |    0.128(R)|    0.905(R)|CLK_BUFGP         |   0.000|
NUM<18>     |    0.050(R)|    0.968(R)|CLK_BUFGP         |   0.000|
NUM<19>     |    0.247(R)|    0.810(R)|CLK_BUFGP         |   0.000|
NUM<20>     |    0.192(R)|    0.854(R)|CLK_BUFGP         |   0.000|
NUM<21>     |    0.275(R)|    0.788(R)|CLK_BUFGP         |   0.000|
NUM<22>     |    0.298(R)|    0.766(R)|CLK_BUFGP         |   0.000|
NUM<23>     |    0.151(R)|    0.884(R)|CLK_BUFGP         |   0.000|
NUM<24>     |    0.304(R)|    0.758(R)|CLK_BUFGP         |   0.000|
NUM<25>     |    0.484(R)|    0.614(R)|CLK_BUFGP         |   0.000|
NUM<26>     |    0.624(R)|    0.500(R)|CLK_BUFGP         |   0.000|
NUM<27>     |    1.020(R)|    0.183(R)|CLK_BUFGP         |   0.000|
NUM<28>     |    1.006(R)|    0.191(R)|CLK_BUFGP         |   0.000|
NUM<29>     |    0.912(R)|    0.266(R)|CLK_BUFGP         |   0.000|
NUM<30>     |    2.722(R)|   -1.185(R)|CLK_BUFGP         |   0.000|
NUM<31>     |    2.423(R)|   -0.947(R)|CLK_BUFGP         |   0.000|
RST         |    3.467(R)|   -0.382(R)|CLK_BUFGP         |   0.000|
START       |    6.828(R)|    0.772(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
EOC         |    8.787(R)|CLK_BUFGP         |   0.000|
ERROR       |    8.558(R)|CLK_BUFGP         |   0.000|
Q<0>        |    9.132(R)|CLK_BUFGP         |   0.000|
Q<1>        |   10.391(R)|CLK_BUFGP         |   0.000|
Q<2>        |    7.913(R)|CLK_BUFGP         |   0.000|
Q<3>        |    7.260(R)|CLK_BUFGP         |   0.000|
Q<4>        |    7.212(R)|CLK_BUFGP         |   0.000|
Q<5>        |    7.534(R)|CLK_BUFGP         |   0.000|
Q<6>        |    7.227(R)|CLK_BUFGP         |   0.000|
Q<7>        |    7.228(R)|CLK_BUFGP         |   0.000|
Q<8>        |    7.223(R)|CLK_BUFGP         |   0.000|
Q<9>        |    7.224(R)|CLK_BUFGP         |   0.000|
Q<10>       |    7.525(R)|CLK_BUFGP         |   0.000|
Q<11>       |    7.552(R)|CLK_BUFGP         |   0.000|
Q<12>       |    7.212(R)|CLK_BUFGP         |   0.000|
Q<13>       |    7.213(R)|CLK_BUFGP         |   0.000|
Q<14>       |    7.181(R)|CLK_BUFGP         |   0.000|
Q<15>       |    7.201(R)|CLK_BUFGP         |   0.000|
Q<16>       |    7.152(R)|CLK_BUFGP         |   0.000|
Q<17>       |    7.483(R)|CLK_BUFGP         |   0.000|
Q<18>       |    7.192(R)|CLK_BUFGP         |   0.000|
Q<19>       |    7.943(R)|CLK_BUFGP         |   0.000|
Q<20>       |    7.512(R)|CLK_BUFGP         |   0.000|
Q<21>       |    7.539(R)|CLK_BUFGP         |   0.000|
Q<22>       |    7.217(R)|CLK_BUFGP         |   0.000|
Q<23>       |    8.455(R)|CLK_BUFGP         |   0.000|
Q<24>       |    7.300(R)|CLK_BUFGP         |   0.000|
Q<25>       |    7.634(R)|CLK_BUFGP         |   0.000|
Q<26>       |    7.320(R)|CLK_BUFGP         |   0.000|
Q<27>       |    7.332(R)|CLK_BUFGP         |   0.000|
Q<28>       |    7.597(R)|CLK_BUFGP         |   0.000|
Q<29>       |    7.584(R)|CLK_BUFGP         |   0.000|
Q<30>       |    7.272(R)|CLK_BUFGP         |   0.000|
Q<31>       |    7.264(R)|CLK_BUFGP         |   0.000|
R<0>        |   10.003(R)|CLK_BUFGP         |   0.000|
R<1>        |   10.541(R)|CLK_BUFGP         |   0.000|
R<2>        |    9.734(R)|CLK_BUFGP         |   0.000|
R<3>        |   10.121(R)|CLK_BUFGP         |   0.000|
R<4>        |   10.087(R)|CLK_BUFGP         |   0.000|
R<5>        |    9.719(R)|CLK_BUFGP         |   0.000|
R<6>        |    9.870(R)|CLK_BUFGP         |   0.000|
R<7>        |   10.039(R)|CLK_BUFGP         |   0.000|
R<8>        |   10.096(R)|CLK_BUFGP         |   0.000|
R<9>        |    9.354(R)|CLK_BUFGP         |   0.000|
R<10>       |    9.702(R)|CLK_BUFGP         |   0.000|
R<11>       |   11.171(R)|CLK_BUFGP         |   0.000|
R<12>       |    9.780(R)|CLK_BUFGP         |   0.000|
R<13>       |    9.716(R)|CLK_BUFGP         |   0.000|
R<14>       |    8.767(R)|CLK_BUFGP         |   0.000|
R<15>       |    9.346(R)|CLK_BUFGP         |   0.000|
R<16>       |    9.470(R)|CLK_BUFGP         |   0.000|
R<17>       |    9.345(R)|CLK_BUFGP         |   0.000|
R<18>       |    9.778(R)|CLK_BUFGP         |   0.000|
R<19>       |    9.278(R)|CLK_BUFGP         |   0.000|
R<20>       |    9.346(R)|CLK_BUFGP         |   0.000|
R<21>       |    9.971(R)|CLK_BUFGP         |   0.000|
R<22>       |    9.692(R)|CLK_BUFGP         |   0.000|
R<23>       |    9.373(R)|CLK_BUFGP         |   0.000|
R<24>       |    8.764(R)|CLK_BUFGP         |   0.000|
R<25>       |    9.212(R)|CLK_BUFGP         |   0.000|
R<26>       |    8.561(R)|CLK_BUFGP         |   0.000|
R<27>       |    9.061(R)|CLK_BUFGP         |   0.000|
R<28>       |    9.164(R)|CLK_BUFGP         |   0.000|
R<29>       |   10.039(R)|CLK_BUFGP         |   0.000|
R<30>       |    9.568(R)|CLK_BUFGP         |   0.000|
R<31>       |    9.023(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.581|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Aug 13 05:42:08 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



