set_property SRC_FILE_INFO {cfile:D:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/KCU116_Rev1.0_XDC_20230407_for_ad9164.xdc rfile:../../../../KCU116_Rev1.0_XDC_20230407_for_ad9164.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22        [get_ports "DDR4_DQ5"] ;# Bank  67 VCCO - VCC1V2   - IO_L24N_T3U_N11_67
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ5"] ;# Bank  67 VCCO - VCC1V2   - IO_L24N_T3U_N11_67
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22        [get_ports "DDR4_DQ0"] ;# Bank  67 VCCO - VCC1V2   - IO_L24P_T3U_N10_67
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ0"] ;# Bank  67 VCCO - VCC1V2   - IO_L24P_T3U_N10_67
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A25        [get_ports "DDR4_DQ7"] ;# Bank  67 VCCO - VCC1V2   - IO_L23N_T3U_N9_67
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ7"] ;# Bank  67 VCCO - VCC1V2   - IO_L23N_T3U_N9_67
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A24        [get_ports "DDR4_DQ3"] ;# Bank  67 VCCO - VCC1V2   - IO_L23P_T3U_N8_67
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ3"] ;# Bank  67 VCCO - VCC1V2   - IO_L23P_T3U_N8_67
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B21        [get_ports "DDR4_DQS0_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_67
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS0_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_67
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21        [get_ports "DDR4_DQS0_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_67
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS0_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_67
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B24        [get_ports "DDR4_DQ1"] ;# Bank  67 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_67
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ1"] ;# Bank  67 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_67
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C23        [get_ports "DDR4_DQ2"] ;# Bank  67 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_67
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ2"] ;# Bank  67 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_67
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21        [get_ports "DDR4_DQ4"] ;# Bank  67 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_67
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ4"] ;# Bank  67 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_67
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21        [get_ports "DDR4_DQ6"] ;# Bank  67 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_67
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ6"] ;# Bank  67 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_67
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22        [get_ports "DDR4_DM0"] ;# Bank  67 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_67
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12      [get_ports "DDR4_DM0"] ;# Bank  67 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_67
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20        [get_ports "DDR4_DQ10"] ;# Bank  67 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_67
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ10"] ;# Bank  67 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_67
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19        [get_ports "DDR4_DQ8"] ;# Bank  67 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_67
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ8"] ;# Bank  67 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_67
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15        [get_ports "DDR4_DQ13"] ;# Bank  67 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_67
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ13"] ;# Bank  67 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_67
set_property src_info {type:XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15        [get_ports "DDR4_DQ15"] ;# Bank  67 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_67
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ15"] ;# Bank  67 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_67
set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18        [get_ports "DDR4_DQS1_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_67
set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS1_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_67
set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17        [get_ports "DDR4_DQS1_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_67
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS1_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_67
set_property src_info {type:XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17        [get_ports "DDR4_DQ11"] ;# Bank  67 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_67
set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ11"] ;# Bank  67 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_67
set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17        [get_ports "DDR4_DQ9"] ;# Bank  67 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_67
set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ9"] ;# Bank  67 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_67
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20        [get_ports "DDR4_DQ12"] ;# Bank  67 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_67
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ12"] ;# Bank  67 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_67
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19        [get_ports "DDR4_DQ14"] ;# Bank  67 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_67
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ14"] ;# Bank  67 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_67
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18        [get_ports "DDR4_DM1"] ;# Bank  67 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12      [get_ports "DDR4_DM1"] ;# Bank  67 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20        [get_ports "DDR4_DQ19"] ;# Bank  67 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_67
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ19"] ;# Bank  67 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_67
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19        [get_ports "DDR4_DQ21"] ;# Bank  67 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_67
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ21"] ;# Bank  67 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_67
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18        [get_ports "DDR4_DQ23"] ;# Bank  67 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_67
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ23"] ;# Bank  67 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_67
set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18        [get_ports "DDR4_DQ20"] ;# Bank  67 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_67
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ20"] ;# Bank  67 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_67
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20        [get_ports "DDR4_DQS2_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_67
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS2_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_67
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20        [get_ports "DDR4_DQS2_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_67
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS2_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_67
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21        [get_ports "DDR4_DQ17"] ;# Bank  67 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_67
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ17"] ;# Bank  67 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_67
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20        [get_ports "DDR4_DQ22"] ;# Bank  67 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_67
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ22"] ;# Bank  67 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_67
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19        [get_ports "DDR4_DQ18"] ;# Bank  67 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_67
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ18"] ;# Bank  67 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_67
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18        [get_ports "DDR4_DQ16"] ;# Bank  67 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_67
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ16"] ;# Bank  67 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_67
set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18        [get_ports "DDR4_DM2"] ;# Bank  67 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_67
set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12      [get_ports "DDR4_DM2"] ;# Bank  67 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_67
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17        [get_ports "VRP_67"] ;# Bank  67 VCCO - VCC1V2   - IO_T0U_N12_VRP_67
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "VRP_67"] ;# Bank  67 VCCO - VCC1V2   - IO_T0U_N12_VRP_67
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16        [get_ports "DDR4_DQ29"] ;# Bank  67 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_67
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ29"] ;# Bank  67 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_67
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16        [get_ports "DDR4_DQ25"] ;# Bank  67 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_67
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ25"] ;# Bank  67 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_67
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16        [get_ports "DDR4_DQ26"] ;# Bank  67 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_67
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ26"] ;# Bank  67 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_67
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16        [get_ports "DDR4_DQ30"] ;# Bank  67 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_67
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ30"] ;# Bank  67 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_67
set_property src_info {type:XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17        [get_ports "DDR4_DQS3_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_67
set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS3_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_67
set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16        [get_ports "DDR4_DQS3_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_67
set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS3_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_67
set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15        [get_ports "DDR4_DQ27"] ;# Bank  67 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_67
set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ27"] ;# Bank  67 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_67
set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15        [get_ports "DDR4_DQ28"] ;# Bank  67 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_67
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ28"] ;# Bank  67 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_67
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17        [get_ports "DDR4_DQ31"] ;# Bank  67 VCCO - VCC1V2   - IO_L2N_T0L_N3_67
set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ31"] ;# Bank  67 VCCO - VCC1V2   - IO_L2N_T0L_N3_67
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17        [get_ports "DDR4_DQ24"] ;# Bank  67 VCCO - VCC1V2   - IO_L2P_T0L_N2_67
set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI  [get_ports "DDR4_DQ24"] ;# Bank  67 VCCO - VCC1V2   - IO_L2P_T0L_N2_67
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15        [get_ports "DDR4_DM3"] ;# Bank  67 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_67
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12      [get_ports "DDR4_DM3"] ;# Bank  67 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_67
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B26        [get_ports "DDR4_A13"] ;# Bank  66 VCCO - VCC1V2   - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A13"] ;# Bank  66 VCCO - VCC1V2   - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B25        [get_ports "DDR4_A7"] ;# Bank  66 VCCO - VCC1V2   - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A7"] ;# Bank  66 VCCO - VCC1V2   - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C26        [get_ports "DDR4_A5"] ;# Bank  66 VCCO - VCC1V2   - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A5"] ;# Bank  66 VCCO - VCC1V2   - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D26        [get_ports "DDR4_A2"] ;# Bank  66 VCCO - VCC1V2   - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A2"] ;# Bank  66 VCCO - VCC1V2   - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C24        [get_ports "DDR4_A9"] ;# Bank  66 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A9"] ;# Bank  66 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D23        [get_ports "DDR4_A1"] ;# Bank  66 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A1"] ;# Bank  66 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D25        [get_ports "DDR4_A0"] ;# Bank  66 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A0"] ;# Bank  66 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D24        [get_ports "DDR4_A3"] ;# Bank  66 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A3"] ;# Bank  66 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23        [get_ports "DDR4_A12"] ;# Bank  66 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A12"] ;# Bank  66 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23        [get_ports "DDR4_A11"] ;# Bank  66 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A11"] ;# Bank  66 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E26        [get_ports "DDR4_A4"] ;# Bank  66 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_66
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A4"] ;# Bank  66 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_66
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E25        [get_ports "DDR4_A10"] ;# Bank  66 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A10"] ;# Bank  66 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22        [get_ports "DDR4_A8"] ;# Bank  66 VCCO - VCC1V2   - IO_T3U_N12_66
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A8"] ;# Bank  66 VCCO - VCC1V2   - IO_T3U_N12_66
set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22        [get_ports "DDR4_A6"] ;# Bank  66 VCCO - VCC1V2   - IO_T2U_N12_66
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A6"] ;# Bank  66 VCCO - VCC1V2   - IO_T2U_N12_66
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22        [get_ports "DDR4_BA0"] ;# Bank  66 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_BA0"] ;# Bank  66 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H21        [get_ports "DDR4_BA1"] ;# Bank  66 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_BA1"] ;# Bank  66 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G26        [get_ports "DDR4_BG0"] ;# Bank  66 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_BG0"] ;# Bank  66 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H26        [get_ports "DDR4_A14_WE_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A14_WE_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F25        [get_ports "DDR4_A15_CAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A15_CAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F24        [get_ports "DDR4_A16_RAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_A16_RAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J26        [get_ports "DDR4_ACT_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_ACT_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J25        [get_ports "DDR4_PAR"] ;# Bank  66 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_PAR"] ;# Bank  66 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H24        [get_ports "DDR4_ODT"] ;# Bank  66 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_ODT"] ;# Bank  66 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H23        [get_ports "DDR4_CS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12     [get_ports "DDR4_CS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G25        [get_ports "DDR4_CK_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_66
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_CK_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_66
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G24        [get_ports "DDR4_CK_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_CK_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24        [get_ports "USER_SMA_CLOCK_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SMA_CLOCK_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J23         [get_ports "USER_SMA_CLOCK_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SMA_CLOCK_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23         [get_ports "SYSCLK_300_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK_300_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22         [get_ports "SYSCLK_300_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK_300_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L25         [get_ports "DDR4_RESET_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12    [get_ports "DDR4_RESET_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L24         [get_ports "DDR4_ALERT_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12      [get_ports "DDR4_ALERT_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K26         [get_ports "USER_SMA_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "USER_SMA_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT  RTT_48             [get_ports "USER_SMA_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K25      [get_ports "USER_SMA_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "USER_SMA_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT  RTT_48          [get_ports "USER_SMA_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M24       [get_ports "DDR4_CKE"] ;# Bank  66 VCCO - VCC1V2   - IO_T1U_N12_66
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12    [get_ports "DDR4_CKE"] ;# Bank  66 VCCO - VCC1V2   - IO_T1U_N12_66
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N21       [get_ports "FPGA_EMCCLK"] ;# Bank  65 VCCO - VCC1V8   - IO_L24P_T3U_N10_EMCCLK_65
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "FPGA_EMCCLK"] ;# Bank  65 VCCO - VCC1V8   - IO_L24P_T3U_N10_EMCCLK_65
set_property src_info {type:XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P19       [get_ports "PCIE_WAKE_LS_B"] ;# Bank  65 VCCO - VCC1V8   - IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PCIE_WAKE_LS_B"] ;# Bank  65 VCCO - VCC1V8   - IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P23       [get_ports "QSPI1_DQ1"] ;# Bank  65 VCCO - VCC1V8   - IO_L22N_T3U_N7_DBC_AD0N_D05_65
set_property src_info {type:XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "QSPI1_DQ1"] ;# Bank  65 VCCO - VCC1V8   - IO_L22N_T3U_N7_DBC_AD0N_D05_65
set_property src_info {type:XDC file:1 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N23       [get_ports "QSPI1_DQ0"] ;# Bank  65 VCCO - VCC1V8   - IO_L22P_T3U_N6_DBC_AD0P_D04_65
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "QSPI1_DQ0"] ;# Bank  65 VCCO - VCC1V8   - IO_L22P_T3U_N6_DBC_AD0P_D04_65
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21       [get_ports "QSPI1_DQ3"] ;# Bank  65 VCCO - VCC1V8   - IO_L21N_T3L_N5_AD8N_D07_65
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "QSPI1_DQ3"] ;# Bank  65 VCCO - VCC1V8   - IO_L21N_T3L_N5_AD8N_D07_65
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R20       [get_ports "QSPI1_DQ2"] ;# Bank  65 VCCO - VCC1V8   - IO_L21P_T3L_N4_AD8P_D06_65
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "QSPI1_DQ2"] ;# Bank  65 VCCO - VCC1V8   - IO_L21P_T3L_N4_AD8P_D06_65
set_property src_info {type:XDC file:1 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P20       [get_ports "HDMI_R_CLK"] ;# Bank  65 VCCO - VCC1V8   - IO_L20P_T3L_N2_AD1P_D08_65
set_property src_info {type:XDC file:1 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_CLK"] ;# Bank  65 VCCO - VCC1V8   - IO_L20P_T3L_N2_AD1P_D08_65
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R23       [get_ports "SFP_REC_CLOCK_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L19N_T3L_N1_DBC_AD9N_D11_65
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "SFP_REC_CLOCK_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L19N_T3L_N1_DBC_AD9N_D11_65
set_property src_info {type:XDC file:1 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R22       [get_ports "SFP_REC_CLOCK_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L19P_T3L_N0_DBC_AD9P_D10_65
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "SFP_REC_CLOCK_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L19P_T3L_N0_DBC_AD9P_D10_65
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T19       [get_ports "PCIE_PERST_LS"] ;# Bank  65 VCCO - VCC1V8   - IO_T3U_N12_PERSTN0_65
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PCIE_PERST_LS"] ;# Bank  65 VCCO - VCC1V8   - IO_T3U_N12_PERSTN0_65
set_property src_info {type:XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R26       [get_ports "HDMI_INT"] ;# Bank  65 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_D13_65
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_INT"] ;# Bank  65 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_D13_65
set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R25       [get_ports "PHY1_PDWN_B_I_INT_B_O"] ;# Bank  65 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_D12_65
set_property src_info {type:XDC file:1 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PHY1_PDWN_B_I_INT_B_O"] ;# Bank  65 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_D12_65
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P26       [get_ports "PHY1_GPIO_0"] ;# Bank  65 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_D15_65
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PHY1_GPIO_0"] ;# Bank  65 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_D15_65
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P25       [get_ports "PHY1_MDIO"] ;# Bank  65 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_D14_65
set_property src_info {type:XDC file:1 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PHY1_MDIO"] ;# Bank  65 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_D14_65
set_property src_info {type:XDC file:1 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V26       [get_ports "PHY1_SGMII_OUT_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65
set_property src_info {type:XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "PHY1_SGMII_OUT_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U26       [get_ports "PHY1_SGMII_OUT_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
set_property src_info {type:XDC file:1 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "PHY1_SGMII_OUT_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
set_property src_info {type:XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P24       [get_ports "PHY1_SGMII_IN_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_A03_D19_65
set_property src_info {type:XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "PHY1_SGMII_IN_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_A03_D19_65
set_property src_info {type:XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N24       [get_ports "PHY1_SGMII_IN_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_A02_D18_65
set_property src_info {type:XDC file:1 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "PHY1_SGMII_IN_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_A02_D18_65
set_property src_info {type:XDC file:1 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U25       [get_ports "PHY1_MDC"] ;# Bank  65 VCCO - VCC1V8   - IO_L14N_T2L_N3_GC_A05_D21_65
set_property src_info {type:XDC file:1 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PHY1_MDC"] ;# Bank  65 VCCO - VCC1V8   - IO_L14N_T2L_N3_GC_A05_D21_65
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T25       [get_ports "PHY1_CLKOUT"] ;# Bank  65 VCCO - VCC1V8   - IO_L14P_T2L_N2_GC_A04_D20_65
set_property src_info {type:XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PHY1_CLKOUT"] ;# Bank  65 VCCO - VCC1V8   - IO_L14P_T2L_N2_GC_A04_D20_65
set_property src_info {type:XDC file:1 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U24       [get_ports "PHY1_SGMII_CLK_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_A07_D23_65
set_property src_info {type:XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "PHY1_SGMII_CLK_N"] ;# Bank  65 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_A07_D23_65
set_property src_info {type:XDC file:1 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T24       [get_ports "PHY1_SGMII_CLK_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property src_info {type:XDC file:1 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "PHY1_SGMII_CLK_P"] ;# Bank  65 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property src_info {type:XDC file:1 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W24       [get_ports "HDMI_R_D17"] ;# Bank  65 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_A09_D25_65
set_property src_info {type:XDC file:1 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D17"] ;# Bank  65 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_A09_D25_65
set_property src_info {type:XDC file:1 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V24       [get_ports "HDMI_R_D16"] ;# Bank  65 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_A08_D24_65
set_property src_info {type:XDC file:1 line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D16"] ;# Bank  65 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_A08_D24_65
set_property src_info {type:XDC file:1 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W23       [get_ports "HDMI_R_D15"] ;# Bank  65 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_A11_D27_65
set_property src_info {type:XDC file:1 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D15"] ;# Bank  65 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_A11_D27_65
set_property src_info {type:XDC file:1 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V23       [get_ports "HDMI_R_D14"] ;# Bank  65 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_A10_D26_65
set_property src_info {type:XDC file:1 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D14"] ;# Bank  65 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_A10_D26_65
set_property src_info {type:XDC file:1 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W26       [get_ports "HDMI_R_D13"] ;# Bank  65 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property src_info {type:XDC file:1 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D13"] ;# Bank  65 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property src_info {type:XDC file:1 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W25       [get_ports "HDMI_R_D12"] ;# Bank  65 VCCO - VCC1V8   - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property src_info {type:XDC file:1 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D12"] ;# Bank  65 VCCO - VCC1V8   - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property src_info {type:XDC file:1 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA25      [get_ports "HDMI_R_D11"] ;# Bank  65 VCCO - VCC1V8   - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property src_info {type:XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D11"] ;# Bank  65 VCCO - VCC1V8   - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property src_info {type:XDC file:1 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA24      [get_ports "HDMI_R_D10"] ;# Bank  65 VCCO - VCC1V8   - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property src_info {type:XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D10"] ;# Bank  65 VCCO - VCC1V8   - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property src_info {type:XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y26       [get_ports "HDMI_R_D9"] ;# Bank  65 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_A17_65
set_property src_info {type:XDC file:1 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D9"] ;# Bank  65 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_A17_65
set_property src_info {type:XDC file:1 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y25       [get_ports "HDMI_R_D8"] ;# Bank  65 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_A16_65
set_property src_info {type:XDC file:1 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D8"] ;# Bank  65 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_A16_65
set_property src_info {type:XDC file:1 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y23       [get_ports "HDMI_R_D7"] ;# Bank  65 VCCO - VCC1V8   - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property src_info {type:XDC file:1 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D7"] ;# Bank  65 VCCO - VCC1V8   - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property src_info {type:XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y22       [get_ports "HDMI_R_D6"] ;# Bank  65 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_A18_65
set_property src_info {type:XDC file:1 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D6"] ;# Bank  65 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_A18_65
set_property src_info {type:XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA23      [get_ports "PHY1_RESET_B"] ;# Bank  65 VCCO - VCC1V8   - IO_T1U_N12_SMBALERT_65
set_property src_info {type:XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "PHY1_RESET_B"] ;# Bank  65 VCCO - VCC1V8   - IO_T1U_N12_SMBALERT_65
set_property src_info {type:XDC file:1 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W20       [get_ports "HDMI_R_D5"] ;# Bank  65 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_A21_65
set_property src_info {type:XDC file:1 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D5"] ;# Bank  65 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_A21_65
set_property src_info {type:XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W19       [get_ports "HDMI_R_D4"] ;# Bank  65 VCCO - VCC1V8   - IO_L6P_T0U_N10_AD6P_A20_65
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D4"] ;# Bank  65 VCCO - VCC1V8   - IO_L6P_T0U_N10_AD6P_A20_65
set_property src_info {type:XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T23       [get_ports "HDMI_R_D3"] ;# Bank  65 VCCO - VCC1V8   - IO_L5N_T0U_N9_AD14N_A23_65
set_property src_info {type:XDC file:1 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D3"] ;# Bank  65 VCCO - VCC1V8   - IO_L5N_T0U_N9_AD14N_A23_65
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T22       [get_ports "HDMI_R_D2"] ;# Bank  65 VCCO - VCC1V8   - IO_L5P_T0U_N8_AD14P_A22_65
set_property src_info {type:XDC file:1 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D2"] ;# Bank  65 VCCO - VCC1V8   - IO_L5P_T0U_N8_AD14P_A22_65
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V22       [get_ports "HDMI_R_D1"] ;# Bank  65 VCCO - VCC1V8   - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property src_info {type:XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D1"] ;# Bank  65 VCCO - VCC1V8   - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property src_info {type:XDC file:1 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V21       [get_ports "HDMI_R_D0"] ;# Bank  65 VCCO - VCC1V8   - IO_L4P_T0U_N6_DBC_AD7P_A24_65
set_property src_info {type:XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_D0"] ;# Bank  65 VCCO - VCC1V8   - IO_L4P_T0U_N6_DBC_AD7P_A24_65
set_property src_info {type:XDC file:1 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U20       [get_ports "HDMI_R_DE"] ;# Bank  65 VCCO - VCC1V8   - IO_L3N_T0L_N5_AD15N_A27_65
set_property src_info {type:XDC file:1 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_DE"] ;# Bank  65 VCCO - VCC1V8   - IO_L3N_T0L_N5_AD15N_A27_65
set_property src_info {type:XDC file:1 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T20       [get_ports "HDMI_R_SPDIF"] ;# Bank  65 VCCO - VCC1V8   - IO_L3P_T0L_N4_AD15P_A26_65
set_property src_info {type:XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_SPDIF"] ;# Bank  65 VCCO - VCC1V8   - IO_L3P_T0L_N4_AD15P_A26_65
set_property src_info {type:XDC file:1 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U22       [get_ports "QSPI1_CS_B"] ;# Bank  65 VCCO - VCC1V8   - IO_L2N_T0L_N3_FWE_FCS2_B_65
set_property src_info {type:XDC file:1 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "QSPI1_CS_B"] ;# Bank  65 VCCO - VCC1V8   - IO_L2N_T0L_N3_FWE_FCS2_B_65
set_property src_info {type:XDC file:1 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U21       [get_ports "HDMI_R_VSYNC"] ;# Bank  65 VCCO - VCC1V8   - IO_L2P_T0L_N2_FOE_B_65
set_property src_info {type:XDC file:1 line:344 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_VSYNC"] ;# Bank  65 VCCO - VCC1V8   - IO_L2P_T0L_N2_FOE_B_65
set_property src_info {type:XDC file:1 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V19       [get_ports "HDMI_R_HSYNC"] ;# Bank  65 VCCO - VCC1V8   - IO_L1N_T0L_N1_DBC_RS1_65
set_property src_info {type:XDC file:1 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_R_HSYNC"] ;# Bank  65 VCCO - VCC1V8   - IO_L1N_T0L_N1_DBC_RS1_65
set_property src_info {type:XDC file:1 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U19       [get_ports "HDMI_SPDIF_OUT"] ;# Bank  65 VCCO - VCC1V8   - IO_L1P_T0L_N0_DBC_RS0_65
set_property src_info {type:XDC file:1 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18  [get_ports "HDMI_SPDIF_OUT"] ;# Bank  65 VCCO - VCC1V8   - IO_L1P_T0L_N0_DBC_RS0_65
set_property src_info {type:XDC file:1 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA18      [get_ports "FMC_HPC0_LA11_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L24N_T3U_N11_64
set_property src_info {type:XDC file:1 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA11_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L24N_T3U_N11_64
set_property src_info {type:XDC file:1 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y18       [get_ports "FMC_HPC0_LA11_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L24P_T3U_N10_64
set_property src_info {type:XDC file:1 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA11_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L24P_T3U_N10_64
set_property src_info {type:XDC file:1 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA17      [get_ports "FMC_HPC0_LA02_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L23N_T3U_N9_64
set_property src_info {type:XDC file:1 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA02_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L23N_T3U_N9_64
set_property src_info {type:XDC file:1 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y17       [get_ports "FMC_HPC0_LA02_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L23P_T3U_N8_64
set_property src_info {type:XDC file:1 line:356 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA02_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L23P_T3U_N8_64
set_property src_info {type:XDC file:1 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y21       [get_ports "FMC_HPC0_LA06_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_64
set_property src_info {type:XDC file:1 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA06_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_64
set_property src_info {type:XDC file:1 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y20       [get_ports "FMC_HPC0_LA06_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_64
set_property src_info {type:XDC file:1 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA06_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_64
set_property src_info {type:XDC file:1 line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE16      [get_ports "FMC_HPC0_LA07_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:1 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA07_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:1 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17      [get_ports "FMC_HPC0_LA08_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:1 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA08_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:1 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE17      [get_ports "FMC_HPC0_LA08_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:1 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA08_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:1 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF19      [get_ports "FMC_HPC0_LA10_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:1 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA10_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:1 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF18      [get_ports "FMC_HPC0_LA10_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_64
set_property src_info {type:XDC file:1 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA10_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_64
set_property src_info {type:XDC file:1 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD19      [get_ports "FMC_HPC0_LA01_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:1 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA01_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:1 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC19      [get_ports "FMC_HPC0_LA01_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:1 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA01_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:1 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE20      [get_ports "FMC_HPC0_LA00_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:1 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA00_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:1 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD20      [get_ports "FMC_HPC0_LA00_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:1 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA00_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:1 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC21      [get_ports "FMC_HPC0_CLK0_M2C_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:1 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_CLK0_M2C_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:1 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB21      [get_ports "FMC_HPC0_CLK0_M2C_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:1 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_CLK0_M2C_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:1 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE21      [get_ports "FMC_HPC0_LA17_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA17_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD21      [get_ports "FMC_HPC0_LA17_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA17_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB22      [get_ports "FMC_HPC0_LA18_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:1 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA18_CC_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:1 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA22      [get_ports "FMC_HPC0_LA18_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:1 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA18_CC_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:1 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC23      [get_ports "FMC_HPC0_LA12_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:1 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA12_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC22      [get_ports "FMC_HPC0_LA12_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:1 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA12_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:1 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE23      [get_ports "FMC_HPC0_LA13_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:1 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA13_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:1 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF22      [get_ports "FMC_HPC0_LA14_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:1 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA14_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:1 line:409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE22      [get_ports "FMC_HPC0_LA14_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:1 line:410 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA14_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:1 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF20      [get_ports "6N10655"] ;# Bank  64 VCCO - VADJ_FMC - IO_T1U_N12_64
set_property src_info {type:XDC file:1 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "6N10655"] ;# Bank  64 VCCO - VADJ_FMC - IO_T1U_N12_64
set_property src_info {type:XDC file:1 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF23      [get_ports "6N10656"] ;# Bank  64 VCCO - VADJ_FMC - IO_T0U_N12_VRP_64
set_property src_info {type:XDC file:1 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "6N10656"] ;# Bank  64 VCCO - VADJ_FMC - IO_T0U_N12_VRP_64
set_property src_info {type:XDC file:1 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC24      [get_ports "FMC_HPC0_LA15_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:1 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA15_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:1 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB24      [get_ports "FMC_HPC0_LA15_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA15_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:1 line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD25      [get_ports "FMC_HPC0_LA16_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_64
set_property src_info {type:XDC file:1 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA16_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_64
set_property src_info {type:XDC file:1 line:421 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD24      [get_ports "FMC_HPC0_LA16_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_64
set_property src_info {type:XDC file:1 line:422 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA16_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_64
set_property src_info {type:XDC file:1 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD26      [get_ports "FMC_HPC0_LA19_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_64
set_property src_info {type:XDC file:1 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA19_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_64
set_property src_info {type:XDC file:1 line:425 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC26      [get_ports "FMC_HPC0_LA19_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_64
set_property src_info {type:XDC file:1 line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA19_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_64
set_property src_info {type:XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF25      [get_ports "FMC_HPC0_LA20_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_64
set_property src_info {type:XDC file:1 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA20_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_64
set_property src_info {type:XDC file:1 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF24      [get_ports "FMC_HPC0_LA20_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_64
set_property src_info {type:XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA20_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_64
set_property src_info {type:XDC file:1 line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB26      [get_ports "FMC_HPC0_LA21_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L2N_T0L_N3_64
set_property src_info {type:XDC file:1 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA21_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L2N_T0L_N3_64
set_property src_info {type:XDC file:1 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB25      [get_ports "FMC_HPC0_LA21_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L2P_T0L_N2_64
set_property src_info {type:XDC file:1 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA21_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L2P_T0L_N2_64
set_property src_info {type:XDC file:1 line:435 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE26      [get_ports "FMC_HPC0_LA22_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_64
set_property src_info {type:XDC file:1 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA22_N"] ;# Bank  64 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_64
set_property src_info {type:XDC file:1 line:437 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE25      [get_ports "FMC_HPC0_LA22_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS      [get_ports "FMC_HPC0_LA22_P"] ;# Bank  64 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14       [get_ports "PMOD0_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L12N_AD8N_87
set_property src_info {type:XDC file:1 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L12N_AD8N_87
set_property src_info {type:XDC file:1 line:441 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14       [get_ports "PMOD0_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L12P_AD8P_87
set_property src_info {type:XDC file:1 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L12P_AD8P_87
set_property src_info {type:XDC file:1 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12       [get_ports "PMOD0_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L11N_AD9N_87
set_property src_info {type:XDC file:1 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L11N_AD9N_87
set_property src_info {type:XDC file:1 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13       [get_ports "PMOD0_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L11P_AD9P_87
set_property src_info {type:XDC file:1 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L11P_AD9P_87
set_property src_info {type:XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B12       [get_ports "PMOD0_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L10N_AD10N_87
set_property src_info {type:XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L10N_AD10N_87
set_property src_info {type:XDC file:1 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12       [get_ports "PMOD0_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L10P_AD10P_87
set_property src_info {type:XDC file:1 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L10P_AD10P_87
set_property src_info {type:XDC file:1 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C13       [get_ports "PMOD0_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L9N_AD11N_87
set_property src_info {type:XDC file:1 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L9N_AD11N_87
set_property src_info {type:XDC file:1 line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C14       [get_ports "PMOD0_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L9P_AD11P_87
set_property src_info {type:XDC file:1 line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD0_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L9P_AD11P_87
set_property src_info {type:XDC file:1 line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D13       [get_ports "PMOD1_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L8N_HDGC_87
set_property src_info {type:XDC file:1 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L8N_HDGC_87
set_property src_info {type:XDC file:1 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D14       [get_ports "PMOD1_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L8P_HDGC_87
set_property src_info {type:XDC file:1 line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L8P_HDGC_87
set_property src_info {type:XDC file:1 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12       [get_ports "PMOD1_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L7N_HDGC_87
set_property src_info {type:XDC file:1 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L7N_HDGC_87
set_property src_info {type:XDC file:1 line:461 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13       [get_ports "PMOD1_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L7P_HDGC_87
set_property src_info {type:XDC file:1 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L7P_HDGC_87
set_property src_info {type:XDC file:1 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13       [get_ports "PMOD1_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L6N_HDGC_87
set_property src_info {type:XDC file:1 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_4"] ;# Bank  87 VCCO - VCC3V3   - IO_L6N_HDGC_87
set_property src_info {type:XDC file:1 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14       [get_ports "PMOD1_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L6P_HDGC_87
set_property src_info {type:XDC file:1 line:466 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_5"] ;# Bank  87 VCCO - VCC3V3   - IO_L6P_HDGC_87
set_property src_info {type:XDC file:1 line:467 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12       [get_ports "CLK_125_N"] ;# Bank  87 VCCO - VCC3V3   - IO_L5N_HDGC_87
set_property src_info {type:XDC file:1 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25   [get_ports "CLK_125_N"] ;# Bank  87 VCCO - VCC3V3   - IO_L5N_HDGC_87
set_property src_info {type:XDC file:1 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G12       [get_ports "CLK_125_P"] ;# Bank  87 VCCO - VCC3V3   - IO_L5P_HDGC_87
set_property src_info {type:XDC file:1 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25   [get_ports "CLK_125_P"] ;# Bank  87 VCCO - VCC3V3   - IO_L5P_HDGC_87
set_property src_info {type:XDC file:1 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14       [get_ports "PMOD1_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L4N_AD12N_87
set_property src_info {type:XDC file:1 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_6"] ;# Bank  87 VCCO - VCC3V3   - IO_L4N_AD12N_87
set_property src_info {type:XDC file:1 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15       [get_ports "PMOD1_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L4P_AD12P_87
set_property src_info {type:XDC file:1 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "PMOD1_7"] ;# Bank  87 VCCO - VCC3V3   - IO_L4P_AD12P_87
set_property src_info {type:XDC file:1 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14       [get_ports "IIC_EXPANDER_GPIO"] ;# Bank  87 VCCO - VCC3V3   - IO_L3N_AD13N_87
set_property src_info {type:XDC file:1 line:476 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "IIC_EXPANDER_GPIO"] ;# Bank  87 VCCO - VCC3V3   - IO_L3N_AD13N_87
set_property src_info {type:XDC file:1 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14       [get_ports "FMC_HPC0_PRSNT_M2C_B"] ;# Bank  87 VCCO - VCC3V3   - IO_L3P_AD13P_87
set_property src_info {type:XDC file:1 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "FMC_HPC0_PRSNT_M2C_B"] ;# Bank  87 VCCO - VCC3V3   - IO_L3P_AD13P_87
set_property src_info {type:XDC file:1 line:479 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13       [get_ports "FMC_HPC0_PG_M2C"] ;# Bank  87 VCCO - VCC3V3   - IO_L2N_AD14N_87 PG_C2M
set_property src_info {type:XDC file:1 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "FMC_HPC0_PG_M2C"] ;# Bank  87 VCCO - VCC3V3   - IO_L2N_AD14N_87 PG_C2M
set_property src_info {type:XDC file:1 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13       [get_ports "VADJ_FMC_PGOOD"] ;# Bank  87 VCCO - VCC3V3   - IO_L2P_AD14P_87
set_property src_info {type:XDC file:1 line:482 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "VADJ_FMC_PGOOD"] ;# Bank  87 VCCO - VCC3V3   - IO_L2P_AD14P_87
set_property src_info {type:XDC file:1 line:483 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12       [get_ports "5N7267"] ;# Bank  87 VCCO - VCC3V3   - IO_L1N_AD15N_87
set_property src_info {type:XDC file:1 line:484 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "5N7267"] ;# Bank  87 VCCO - VCC3V3   - IO_L1N_AD15N_87
set_property src_info {type:XDC file:1 line:485 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J12       [get_ports "5N7261"] ;# Bank  87 VCCO - VCC3V3   - IO_L1P_AD15P_87
set_property src_info {type:XDC file:1 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "5N7261"] ;# Bank  87 VCCO - VCC3V3   - IO_L1P_AD15P_87
set_property src_info {type:XDC file:1 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11       [get_ports "GPIO_SW_E"] ;# Bank  86 VCCO - VCC3V3   - IO_L12N_AD0N_86
set_property src_info {type:XDC file:1 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_SW_E"] ;# Bank  86 VCCO - VCC3V3   - IO_L12N_AD0N_86
set_property src_info {type:XDC file:1 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C11       [get_ports "GPIO_SW_S"] ;# Bank  86 VCCO - VCC3V3   - IO_L12P_AD0P_86
set_property src_info {type:XDC file:1 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_SW_S"] ;# Bank  86 VCCO - VCC3V3   - IO_L12P_AD0P_86
set_property src_info {type:XDC file:1 line:491 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10       [get_ports "GPIO_SW_N"] ;# Bank  86 VCCO - VCC3V3   - IO_L11N_AD1N_86
set_property src_info {type:XDC file:1 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_SW_N"] ;# Bank  86 VCCO - VCC3V3   - IO_L11N_AD1N_86
set_property src_info {type:XDC file:1 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10       [get_ports "GPIO_SW_W"] ;# Bank  86 VCCO - VCC3V3   - IO_L11P_AD1P_86
set_property src_info {type:XDC file:1 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_SW_W"] ;# Bank  86 VCCO - VCC3V3   - IO_L11P_AD1P_86
set_property src_info {type:XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A9        [get_ports "GPIO_SW_C"] ;# Bank  86 VCCO - VCC3V3   - IO_L10N_AD2N_86
set_property src_info {type:XDC file:1 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_SW_C"] ;# Bank  86 VCCO - VCC3V3   - IO_L10N_AD2N_86
set_property src_info {type:XDC file:1 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9        [get_ports "CPU_RESET"] ;# Bank  86 VCCO - VCC3V3   - IO_L10P_AD2P_86
set_property src_info {type:XDC file:1 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "CPU_RESET"] ;# Bank  86 VCCO - VCC3V3   - IO_L10P_AD2P_86
set_property src_info {type:XDC file:1 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9        [get_ports "GPIO_LED_0"] ;# Bank  86 VCCO - VCC3V3   - IO_L9N_AD3N_86
set_property src_info {type:XDC file:1 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_0"] ;# Bank  86 VCCO - VCC3V3   - IO_L9N_AD3N_86
set_property src_info {type:XDC file:1 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9        [get_ports "GPIO_LED_1"] ;# Bank  86 VCCO - VCC3V3   - IO_L9P_AD3P_86
set_property src_info {type:XDC file:1 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_1"] ;# Bank  86 VCCO - VCC3V3   - IO_L9P_AD3P_86
set_property src_info {type:XDC file:1 line:503 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10       [get_ports "CLK_74_25_N"] ;# Bank  86 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_86
set_property src_info {type:XDC file:1 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25   [get_ports "CLK_74_25_N"] ;# Bank  86 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_86
set_property src_info {type:XDC file:1 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11       [get_ports "CLK_74_25_P"] ;# Bank  86 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_86
set_property src_info {type:XDC file:1 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25   [get_ports "CLK_74_25_P"] ;# Bank  86 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_86
set_property src_info {type:XDC file:1 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10       [get_ports "GPIO_LED_2"] ;# Bank  86 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_86
set_property src_info {type:XDC file:1 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_2"] ;# Bank  86 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_86
set_property src_info {type:XDC file:1 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11       [get_ports "GPIO_LED_3"] ;# Bank  86 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_86
set_property src_info {type:XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_3"] ;# Bank  86 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_86
set_property src_info {type:XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9        [get_ports "GPIO_LED_4"] ;# Bank  86 VCCO - VCC3V3   - IO_L6N_HDGC_AD6N_86
set_property src_info {type:XDC file:1 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_4"] ;# Bank  86 VCCO - VCC3V3   - IO_L6N_HDGC_AD6N_86
set_property src_info {type:XDC file:1 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10       [get_ports "GPIO_LED_5"] ;# Bank  86 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_86
set_property src_info {type:XDC file:1 line:514 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_5"] ;# Bank  86 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_86
set_property src_info {type:XDC file:1 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G9        [get_ports "GPIO_LED_6"] ;# Bank  86 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_86
set_property src_info {type:XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_6"] ;# Bank  86 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_86
set_property src_info {type:XDC file:1 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10       [get_ports "GPIO_LED_7"] ;# Bank  86 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_86
set_property src_info {type:XDC file:1 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_LED_7"] ;# Bank  86 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_86
set_property src_info {type:XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G11       [get_ports "GPIO_DIP_SW0"] ;# Bank  86 VCCO - VCC3V3   - IO_L4N_AD8N_86
set_property src_info {type:XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_DIP_SW0"] ;# Bank  86 VCCO - VCC3V3   - IO_L4N_AD8N_86
set_property src_info {type:XDC file:1 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H11       [get_ports "GPIO_DIP_SW1"] ;# Bank  86 VCCO - VCC3V3   - IO_L4P_AD8P_86
set_property src_info {type:XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_DIP_SW1"] ;# Bank  86 VCCO - VCC3V3   - IO_L4P_AD8P_86
set_property src_info {type:XDC file:1 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H9        [get_ports "GPIO_DIP_SW2"] ;# Bank  86 VCCO - VCC3V3   - IO_L3N_AD9N_86
set_property src_info {type:XDC file:1 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_DIP_SW2"] ;# Bank  86 VCCO - VCC3V3   - IO_L3N_AD9N_86
set_property src_info {type:XDC file:1 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J9        [get_ports "GPIO_DIP_SW3"] ;# Bank  86 VCCO - VCC3V3   - IO_L3P_AD9P_86
set_property src_info {type:XDC file:1 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "GPIO_DIP_SW3"] ;# Bank  86 VCCO - VCC3V3   - IO_L3P_AD9P_86
set_property src_info {type:XDC file:1 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J10       [get_ports "4N9606"] ;# Bank  86 VCCO - VCC3V3   - IO_L2N_AD10N_86
set_property src_info {type:XDC file:1 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W13       [get_ports "USB_UART_RX_FPGA_TX_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L12N_AD0N_84
set_property src_info {type:XDC file:1 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "USB_UART_RX_FPGA_TX_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L12N_AD0N_84
set_property src_info {type:XDC file:1 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W12       [get_ports "USB_UART_TX_FPGA_RX_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L12P_AD0P_84
set_property src_info {type:XDC file:1 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "USB_UART_TX_FPGA_RX_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L12P_AD0P_84
set_property src_info {type:XDC file:1 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA13      [get_ports "USB_UART_RTS_O_B_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L11N_AD1N_84
set_property src_info {type:XDC file:1 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "USB_UART_RTS_O_B_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L11N_AD1N_84
set_property src_info {type:XDC file:1 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y13       [get_ports "USB_UART_CTS_I_B_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L11P_AD1P_84
set_property src_info {type:XDC file:1 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "USB_UART_CTS_I_B_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L11P_AD1P_84
set_property src_info {type:XDC file:1 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W15       [get_ports "SYSCTLR_GPIO_5"] ;# Bank  84 VCCO - VCC3V3   - IO_L10N_AD2N_84
set_property src_info {type:XDC file:1 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SYSCTLR_GPIO_5"] ;# Bank  84 VCCO - VCC3V3   - IO_L10N_AD2N_84
set_property src_info {type:XDC file:1 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W14       [get_ports "SYSCTLR_GPIO_6"] ;# Bank  84 VCCO - VCC3V3   - IO_L10P_AD2P_84
set_property src_info {type:XDC file:1 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SYSCTLR_GPIO_6"] ;# Bank  84 VCCO - VCC3V3   - IO_L10P_AD2P_84
set_property src_info {type:XDC file:1 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y16       [get_ports "SYSCTLR_GPIO_7"] ;# Bank  84 VCCO - VCC3V3   - IO_L9N_AD3N_84
set_property src_info {type:XDC file:1 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SYSCTLR_GPIO_7"] ;# Bank  84 VCCO - VCC3V3   - IO_L9N_AD3N_84
set_property src_info {type:XDC file:1 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W16       [get_ports "SFP_SI5328_INT_ALM"] ;# Bank  84 VCCO - VCC3V3   - IO_L9P_AD3P_84
set_property src_info {type:XDC file:1 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SFP_SI5328_INT_ALM"] ;# Bank  84 VCCO - VCC3V3   - IO_L9P_AD3P_84
set_property src_info {type:XDC file:1 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB14      [get_ports "SFP0_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_84
set_property src_info {type:XDC file:1 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SFP0_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_84
set_property src_info {type:XDC file:1 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA14      [get_ports "SFP1_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_84
set_property src_info {type:XDC file:1 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SFP1_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_84
set_property src_info {type:XDC file:1 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA15      [get_ports "SFP2_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_84
set_property src_info {type:XDC file:1 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SFP2_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_84
set_property src_info {type:XDC file:1 line:557 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y15       [get_ports "SFP3_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_84
set_property src_info {type:XDC file:1 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "SFP3_TX_DISABLE_B"] ;# Bank  84 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_84
set_property src_info {type:XDC file:1 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE15      [get_ports "IIC_SDA_HDMI"] ;# Bank  84 VCCO - VCC3V3   - IO_L3N_AD9N_84
set_property src_info {type:XDC file:1 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "IIC_SDA_HDMI"] ;# Bank  84 VCCO - VCC3V3   - IO_L3N_AD9N_84
set_property src_info {type:XDC file:1 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD15      [get_ports "IIC_SCL_HDMI"] ;# Bank  84 VCCO - VCC3V3   - IO_L3P_AD9P_84 AD9164 SCL
set_property src_info {type:XDC file:1 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "IIC_SCL_HDMI"] ;# Bank  84 VCCO - VCC3V3   - IO_L3P_AD9P_84 SCL
set_property src_info {type:XDC file:1 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF13      [get_ports "IIC_MAIN_SDA_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L2N_AD10N_84
set_property src_info {type:XDC file:1 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "IIC_MAIN_SDA_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L2N_AD10N_84
set_property src_info {type:XDC file:1 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE13      [get_ports "IIC_MAIN_SCL_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L2P_AD10P_84 SCL
set_property src_info {type:XDC file:1 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS33  [get_ports "IIC_MAIN_SCL_LS"] ;# Bank  84 VCCO - VCC3V3   - IO_L2P_AD10P_84 SCL
set_property src_info {type:XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB6       [get_ports "9N8315"] ;# Bank 224 - MGTREFCLK0N_224
set_property src_info {type:XDC file:1 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB7       [get_ports "9N8316"] ;# Bank 224 - MGTREFCLK0P_224
set_property src_info {type:XDC file:1 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y6        [get_ports "9N8171"] ;# Bank 224 - MGTREFCLK1N_224
set_property src_info {type:XDC file:1 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y7        [get_ports "9N8173"] ;# Bank 224 - MGTREFCLK1P_224
set_property src_info {type:XDC file:1 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD9       [get_ports "MGTRREF_224"] ;# Bank 224 - MGTRREF_R
set_property src_info {type:XDC file:1 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF1       [get_ports "PCIE_RX7_N"] ;# Bank 224 - MGTYRXN0_224
set_property src_info {type:XDC file:1 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE3       [get_ports "PCIE_RX6_N"] ;# Bank 224 - MGTYRXN1_224
set_property src_info {type:XDC file:1 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD1       [get_ports "PCIE_RX5_N"] ;# Bank 224 - MGTYRXN2_224
set_property src_info {type:XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB1       [get_ports "PCIE_RX4_N"] ;# Bank 224 - MGTYRXN3_224
set_property src_info {type:XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF2       [get_ports "PCIE_RX7_P"] ;# Bank 224 - MGTYRXP0_224
set_property src_info {type:XDC file:1 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE4       [get_ports "PCIE_RX6_P"] ;# Bank 224 - MGTYRXP1_224
set_property src_info {type:XDC file:1 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD2       [get_ports "PCIE_RX5_P"] ;# Bank 224 - MGTYRXP2_224
set_property src_info {type:XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB2       [get_ports "PCIE_RX4_P"] ;# Bank 224 - MGTYRXP3_224
set_property src_info {type:XDC file:1 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF6       [get_ports "PCIE_TX7_N"] ;# Bank 224 - MGTYTXN0_224
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE8       [get_ports "PCIE_TX6_N"] ;# Bank 224 - MGTYTXN1_224
set_property src_info {type:XDC file:1 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD6       [get_ports "PCIE_TX5_N"] ;# Bank 224 - MGTYTXN2_224
set_property src_info {type:XDC file:1 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC4       [get_ports "PCIE_TX4_N"] ;# Bank 224 - MGTYTXN3_224
set_property src_info {type:XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF7       [get_ports "PCIE_TX7_P"] ;# Bank 224 - MGTYTXP0_224
set_property src_info {type:XDC file:1 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE9       [get_ports "PCIE_TX6_P"] ;# Bank 224 - MGTYTXP1_224
set_property src_info {type:XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD7       [get_ports "PCIE_TX5_P"] ;# Bank 224 - MGTYTXP2_224
set_property src_info {type:XDC file:1 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC5       [get_ports "PCIE_TX4_P"] ;# Bank 224 - MGTYTXP3_224
set_property src_info {type:XDC file:1 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V6        [get_ports "PCIE_CLK_QO_N"] ;# Bank 225 - MGTREFCLK0N_225
set_property src_info {type:XDC file:1 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V7        [get_ports "PCIE_CLK_QO_P"] ;# Bank 225 - MGTREFCLK0P_225
set_property src_info {type:XDC file:1 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T6        [get_ports "9N8177"] ;# Bank 225 - MGTREFCLK1N_225
set_property src_info {type:XDC file:1 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T7        [get_ports "9N8175"] ;# Bank 225 - MGTREFCLK1P_225
set_property src_info {type:XDC file:1 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y1        [get_ports "PCIE_RX3_N"] ;# Bank 225 - MGTYRXN0_225
set_property src_info {type:XDC file:1 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V1        [get_ports "PCIE_RX2_N"] ;# Bank 225 - MGTYRXN1_225
set_property src_info {type:XDC file:1 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T1        [get_ports "PCIE_RX1_N"] ;# Bank 225 - MGTYRXN2_225
set_property src_info {type:XDC file:1 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P1        [get_ports "PCIE_RX0_N"] ;# Bank 225 - MGTYRXN3_225
set_property src_info {type:XDC file:1 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y2        [get_ports "PCIE_RX3_P"] ;# Bank 225 - MGTYRXP0_225
set_property src_info {type:XDC file:1 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V2        [get_ports "PCIE_RX2_P"] ;# Bank 225 - MGTYRXP1_225
set_property src_info {type:XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T2        [get_ports "PCIE_RX1_P"] ;# Bank 225 - MGTYRXP2_225
set_property src_info {type:XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P2        [get_ports "PCIE_RX0_P"] ;# Bank 225 - MGTYRXP3_225
set_property src_info {type:XDC file:1 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA4       [get_ports "PCIE_TX3_N"] ;# Bank 225 - MGTYTXN0_225
set_property src_info {type:XDC file:1 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W4        [get_ports "PCIE_TX2_N"] ;# Bank 225 - MGTYTXN1_225
set_property src_info {type:XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U4        [get_ports "PCIE_TX1_N"] ;# Bank 225 - MGTYTXN2_225
set_property src_info {type:XDC file:1 line:619 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R4        [get_ports "PCIE_TX0_N"] ;# Bank 225 - MGTYTXN3_225
set_property src_info {type:XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA5       [get_ports "PCIE_TX3_P"] ;# Bank 225 - MGTYTXP0_225
set_property src_info {type:XDC file:1 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W5        [get_ports "PCIE_TX2_P"] ;# Bank 225 - MGTYTXP1_225
set_property src_info {type:XDC file:1 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U5        [get_ports "PCIE_TX1_P"] ;# Bank 225 - MGTYTXP2_225
set_property src_info {type:XDC file:1 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R5        [get_ports "PCIE_TX0_P"] ;# Bank 225 - MGTYTXP3_225
set_property src_info {type:XDC file:1 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P6        [get_ports "SFP_SI5328_OUT_C_N"] ;# Bank 226 - MGTREFCLK0N_226
set_property src_info {type:XDC file:1 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P7        [get_ports "SFP_SI5328_OUT_C_P"] ;# Bank 226 - MGTREFCLK0P_226
set_property src_info {type:XDC file:1 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M6        [get_ports "USER_MGT_SI570_CLOCK_C_N"] ;# Bank 226 - MGTREFCLK1N_226
set_property src_info {type:XDC file:1 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M7        [get_ports "USER_MGT_SI570_CLOCK_C_P"] ;# Bank 226 - MGTREFCLK1P_226
set_property src_info {type:XDC file:1 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M1        [get_ports "SFP0_RX_N"] ;# Bank 226 - MGTYRXN0_226
set_property src_info {type:XDC file:1 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K1        [get_ports "SFP1_RX_N"] ;# Bank 226 - MGTYRXN1_226
set_property src_info {type:XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H1        [get_ports "SFP2_RX_N"] ;# Bank 226 - MGTYRXN2_226
set_property src_info {type:XDC file:1 line:631 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F1        [get_ports "SFP3_RX_N"] ;# Bank 226 - MGTYRXN3_226
set_property src_info {type:XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M2        [get_ports "SFP0_RX_P"] ;# Bank 226 - MGTYRXP0_226
set_property src_info {type:XDC file:1 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K2        [get_ports "SFP1_RX_P"] ;# Bank 226 - MGTYRXP1_226
set_property src_info {type:XDC file:1 line:634 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H2        [get_ports "SFP2_RX_P"] ;# Bank 226 - MGTYRXP2_226
set_property src_info {type:XDC file:1 line:635 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F2        [get_ports "SFP3_RX_P"] ;# Bank 226 - MGTYRXP3_226
set_property src_info {type:XDC file:1 line:636 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N4        [get_ports "SFP0_TX_N"] ;# Bank 226 - MGTYTXN0_226
set_property src_info {type:XDC file:1 line:637 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L4        [get_ports "SFP1_TX_N"] ;# Bank 226 - MGTYTXN1_226
set_property src_info {type:XDC file:1 line:638 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J4        [get_ports "SFP2_TX_N"] ;# Bank 226 - MGTYTXN2_226
set_property src_info {type:XDC file:1 line:639 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G4        [get_ports "SFP3_TX_N"] ;# Bank 226 - MGTYTXN3_226
set_property src_info {type:XDC file:1 line:640 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N5        [get_ports "SFP0_TX_P"] ;# Bank 226 - MGTYTXP0_226
set_property src_info {type:XDC file:1 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L5        [get_ports "SFP1_TX_P"] ;# Bank 226 - MGTYTXP1_226
set_property src_info {type:XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J5        [get_ports "SFP2_TX_P"] ;# Bank 226 - MGTYTXP2_226
set_property src_info {type:XDC file:1 line:643 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G5        [get_ports "SFP3_TX_P"] ;# Bank 226 - MGTYTXP3_226
set_property src_info {type:XDC file:1 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K6        [get_ports "FMC_HPC0_GBTCLK0_M2C_C_N"] ;# Bank 227 - MGTREFCLK0N_227
set_property src_info {type:XDC file:1 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K7        [get_ports "FMC_HPC0_GBTCLK0_M2C_C_P"] ;# Bank 227 - MGTREFCLK0P_227
set_property src_info {type:XDC file:1 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H6        [get_ports "FMC_HPC0_GBTCLK1_M2C_C_N"] ;# Bank 227 - MGTREFCLK1N_227
set_property src_info {type:XDC file:1 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H7        [get_ports "FMC_HPC0_GBTCLK1_M2C_C_P"] ;# Bank 227 - MGTREFCLK1P_227
set_property src_info {type:XDC file:1 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D1        [get_ports "FMC_HPC0_DP0_M2C_N"] ;# Bank 227 - MGTYRXN0_227
set_property src_info {type:XDC file:1 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C3        [get_ports "FMC_HPC0_DP1_M2C_N"] ;# Bank 227 - MGTYRXN1_227
set_property src_info {type:XDC file:1 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B1        [get_ports "FMC_HPC0_DP2_M2C_N"] ;# Bank 227 - MGTYRXN2_227
set_property src_info {type:XDC file:1 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A3        [get_ports "FMC_HPC0_DP3_M2C_N"] ;# Bank 227 - MGTYRXN3_227
set_property src_info {type:XDC file:1 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D2        [get_ports "FMC_HPC0_DP0_M2C_P"] ;# Bank 227 - MGTYRXP0_227
set_property src_info {type:XDC file:1 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C4        [get_ports "FMC_HPC0_DP1_M2C_P"] ;# Bank 227 - MGTYRXP1_227
set_property src_info {type:XDC file:1 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B2        [get_ports "FMC_HPC0_DP2_M2C_P"] ;# Bank 227 - MGTYRXP2_227
set_property src_info {type:XDC file:1 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A4        [get_ports "FMC_HPC0_DP3_M2C_P"] ;# Bank 227 - MGTYRXP3_227
set_property src_info {type:XDC file:1 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F6        [get_ports "FMC_HPC0_DP0_C2M_N"] ;# Bank 227 - MGTYTXN0_227
set_property src_info {type:XDC file:1 line:657 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E4        [get_ports "FMC_HPC0_DP1_C2M_N"] ;# Bank 227 - MGTYTXN1_227 SERDIN1
set_property src_info {type:XDC file:1 line:658 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D6        [get_ports "FMC_HPC0_DP2_C2M_N"] ;# Bank 227 - MGTYTXN2_227 SERDIN2
set_property src_info {type:XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B6        [get_ports "FMC_HPC0_DP3_C2M_N"] ;# Bank 227 - MGTYTXN3_227 SERDIN3
set_property src_info {type:XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F7        [get_ports "FMC_HPC0_DP0_C2M_P"] ;# Bank 227 - MGTYTXP0_227
set_property src_info {type:XDC file:1 line:661 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E5        [get_ports "FMC_HPC0_DP1_C2M_P"] ;# Bank 227 - MGTYTXP1_227 SERDIN1
set_property src_info {type:XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D7        [get_ports "FMC_HPC0_DP2_C2M_P"] ;# Bank 227 - MGTYTXP2_227 SERDIN2
set_property src_info {type:XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B7        [get_ports "FMC_HPC0_DP3_C2M_P"] ;# Bank 227 - MGTYTXP3_227 SERDIN3
set_property src_info {type:XDC file:1 line:666 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB19      [get_ports "DDS1_SPI_EN"] ;# Bank  64 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_64 FMC_SPI_EN
set_property src_info {type:XDC file:1 line:667 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18      [get_ports "DDS1_SPI_EN"] ;# Bank  64 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_64
set_property src_info {type:XDC file:1 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD16      [get_ports "DDS1_TXEN_0"] ;# Bank  64 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:1 line:673 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC17      [get_ports "DDS1_MOSI"] ;# Bank  64 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_64
set_property src_info {type:XDC file:1 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB17      [get_ports "DDS1_SCK"] ;# Bank  64 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_64
set_property src_info {type:XDC file:1 line:678 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA20      [get_ports "DDS1_MISO"] ;# Bank  64 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_64
set_property src_info {type:XDC file:1 line:681 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB20      [get_ports "DDS1_CS[0]"] ;# Bank  64 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_64
set_property src_info {type:XDC file:1 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA19      [get_ports "DDS1_CS[1]"] ;# Bank  64 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_64 FMC_CS2
set_property src_info {type:XDC file:1 line:685 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC18      [get_ports "DDS1_CS[2]"] ;# Bank  64 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_64 FMC_CS3
set_property src_info {type:XDC file:1 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD23      [get_ports "DDS1_CS[3]"] ;# Bank  64 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:1 line:693 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD18      [get_ports "DDS1_HMC849VCTL"] ;# Bank  64 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:1 line:694 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18      [get_ports "DDS1_HMC849VCTL"] ;# Bank  64 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:1 line:697 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE16 [get_ports "DDS2_TXEN_0"] ;# FMC_HPC0_LA07_N
set_property src_info {type:XDC file:1 line:699 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17 [get_ports "DDS2_MOSI"] ;# FMC_HPC0_LA08_N
set_property src_info {type:XDC file:1 line:701 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE17 [get_ports "DDS2_SCK"] ;# FMC_HPC0_LA03_P
set_property src_info {type:XDC file:1 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y18 [get_ports "DDS2_MISO"] ;# FMC_HPC0_LA11_P
set_property src_info {type:XDC file:1 line:705 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports "DDS2_MISO"] ;# FMC_HPC0_LA11_P
set_property src_info {type:XDC file:1 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA18 [get_ports "DDS2_CS[0]"] ;# FMC_HPC0_LA11_N
set_property src_info {type:XDC file:1 line:709 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC19 [get_ports "DDS2_CS[1]"] ;# FMC_HPC0_LA01_CC_P
set_property src_info {type:XDC file:1 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD19 [get_ports "DDS2_CS[2]"] ;# FMC_HPC0_LA01_CC_N
set_property src_info {type:XDC file:1 line:713 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD25 [get_ports "DDS2_CS[3]"] ;# FMC_HPC0_LA16_N
set_property src_info {type:XDC file:1 line:716 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD18 [get_ports "DDS2_HMC849VCTL"] ;# FMC_HPC0_LA09_N
set_property src_info {type:XDC file:1 line:717 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS18 [get_ports "DDS2_HMC849VCTL"] ;# FMC_HPC0_LA09_N
