/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [2:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [48:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 12'h000;
    else _00_ <= celloutsig_0_1z[13:2];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= in_data[166:164];
  assign celloutsig_1_10z = { celloutsig_1_4z[13:6], celloutsig_1_5z } > { celloutsig_1_4z[12:0], celloutsig_1_9z };
  assign celloutsig_0_4z = { in_data[69:66], celloutsig_0_2z } > in_data[18:14];
  assign celloutsig_1_18z = { in_data[116:106], celloutsig_1_12z } > { in_data[140:130], celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_3z[6:0] > celloutsig_0_3z[6:0];
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_15z } > { celloutsig_0_6z[2:1], celloutsig_0_18z };
  assign celloutsig_1_8z = celloutsig_1_7z[17:9] < { in_data[148:146], _01_, _01_ };
  assign celloutsig_1_9z = { celloutsig_1_3z[11:0], celloutsig_1_2z } < { celloutsig_1_3z[12:1], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2], celloutsig_1_4z } < { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_14z = { celloutsig_1_3z[13:8], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z } < { celloutsig_1_3z[12:8], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_5z = celloutsig_0_3z[3:0] < celloutsig_0_0z;
  assign celloutsig_0_11z = { in_data[24:20], celloutsig_0_4z } < celloutsig_0_1z[15:10];
  assign celloutsig_0_13z = celloutsig_0_10z[2:0] < celloutsig_0_12z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z } < { celloutsig_0_1z[13:0], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_17z[23], celloutsig_0_12z, celloutsig_0_19z } < { celloutsig_0_18z[5:1], celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] < in_data[78:76];
  assign celloutsig_0_24z = celloutsig_0_1z[12:2] < { in_data[27:25], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[176:173] < in_data[110:107];
  assign celloutsig_1_2z = in_data[154:135] < { in_data[125:114], celloutsig_1_0z, _01_, _01_, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3:1], celloutsig_1_0z, celloutsig_1_0z } < celloutsig_1_3z[5:1];
  assign celloutsig_0_18z = - { celloutsig_0_17z[15:8], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_25z = - { celloutsig_0_12z[3:1], celloutsig_0_20z };
  assign celloutsig_1_3z = - { in_data[139:132], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = - { in_data[118:104], celloutsig_1_2z };
  assign celloutsig_1_5z = - { _01_, _01_ };
  assign celloutsig_1_7z = - { in_data[123:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[65:62] | in_data[58:55];
  assign celloutsig_0_3z = { in_data[57:51], celloutsig_0_2z } | in_data[24:17];
  assign celloutsig_1_11z = { celloutsig_1_3z[7], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } | { in_data[179:177], celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_11z[6:5], celloutsig_1_3z, celloutsig_1_5z } | { celloutsig_1_3z[12:8], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_13z[19:17], celloutsig_1_14z } | celloutsig_1_4z[10:7];
  assign celloutsig_0_6z = { celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } | { celloutsig_0_1z[15:10], celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[27:25], celloutsig_0_2z } | celloutsig_0_6z[5:2];
  assign celloutsig_0_10z = celloutsig_0_1z[7:4] | celloutsig_0_1z[16:13];
  assign celloutsig_0_12z = _00_[6:0] | _00_[10:4];
  assign celloutsig_0_1z = { in_data[59:47], celloutsig_0_0z } | { in_data[49:41], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = in_data[37:28] | celloutsig_0_1z[15:6];
  assign celloutsig_0_17z = { _00_, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_6z } | { celloutsig_0_15z[5:1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_15z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
