(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_1 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_16 (_ BitVec 8)) (Start_18 (_ BitVec 8)) (Start_20 (_ BitVec 8)) (Start_17 (_ BitVec 8)) (Start_15 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (Start_14 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_11 (_ BitVec 8)) (StartBool_5 Bool) (Start_19 (_ BitVec 8)) (Start_13 (_ BitVec 8)) (StartBool_2 Bool) (StartBool_1 Bool) (Start_9 (_ BitVec 8)) (StartBool_4 Bool) (StartBool_3 Bool) (Start_12 (_ BitVec 8)))
  ((Start (_ BitVec 8) (#b10100101 x #b00000000 (bvnot Start_1) (bvand Start_2 Start) (bvor Start Start_3) (bvudiv Start_3 Start) (bvlshr Start_2 Start_3) (ite StartBool Start_3 Start_2)))
   (StartBool Bool (true (not StartBool)))
   (Start_1 (_ BitVec 8) (y (bvneg Start_12) (bvand Start_18 Start_13) (bvudiv Start_7 Start_4) (bvshl Start_20 Start_13) (bvlshr Start_2 Start_5) (ite StartBool_1 Start_8 Start_20)))
   (Start_4 (_ BitVec 8) (#b00000001 (bvmul Start_1 Start_17) (bvudiv Start_13 Start_9) (bvlshr Start_4 Start_6) (ite StartBool_3 Start_6 Start_18)))
   (Start_6 (_ BitVec 8) (#b00000001 (bvnot Start_2) (bvneg Start_17) (bvlshr Start_11 Start_4)))
   (Start_16 (_ BitVec 8) (x #b10100101 #b00000001 (bvneg Start_13) (bvand Start_18 Start_7) (bvor Start_19 Start_14) (bvadd Start_14 Start_5) (bvmul Start_20 Start) (bvurem Start_19 Start_8) (bvshl Start_9 Start_16) (bvlshr Start_11 Start_3) (ite StartBool_5 Start_14 Start_19)))
   (Start_18 (_ BitVec 8) (y (bvand Start_12 Start_1) (bvor Start_14 Start_4) (bvadd Start_19 Start_10) (bvmul Start_13 Start_16) (bvudiv Start_4 Start_14) (bvlshr Start_7 Start_4) (ite StartBool_1 Start_19 Start_8)))
   (Start_20 (_ BitVec 8) (#b00000000 x #b00000001 (bvnot Start_15) (bvadd Start_17 Start_3) (bvmul Start_10 Start) (bvurem Start_10 Start_16) (bvlshr Start_15 Start_5) (ite StartBool_2 Start_2 Start_7)))
   (Start_17 (_ BitVec 8) (#b00000000 (bvnot Start_8) (bvneg Start_7) (bvadd Start_6 Start_11) (bvmul Start_3 Start_12) (bvudiv Start_16 Start_17) (bvurem Start_9 Start_15) (bvshl Start_8 Start_18) (bvlshr Start_14 Start_9) (ite StartBool_1 Start_16 Start_10)))
   (Start_15 (_ BitVec 8) (#b00000001 (bvnot Start_6) (bvor Start_12 Start_3) (bvudiv Start_9 Start_16) (bvshl Start_3 Start_4) (bvlshr Start_17 Start_15)))
   (Start_5 (_ BitVec 8) (x #b00000000 #b00000001 (bvneg Start_4) (bvand Start_4 Start) (bvor Start Start_6) (bvadd Start_3 Start_5) (bvmul Start_4 Start_3) (bvudiv Start Start_7) (bvshl Start Start_6) (ite StartBool Start_4 Start_7)))
   (Start_7 (_ BitVec 8) (#b00000000 (bvnot Start_8) (bvor Start Start_1) (bvudiv Start_2 Start_3) (bvshl Start_4 Start_2)))
   (Start_2 (_ BitVec 8) (#b00000001 (bvneg Start_7) (bvand Start_19 Start_13) (bvadd Start_14 Start_5) (bvmul Start_18 Start_7) (bvurem Start_3 Start_9)))
   (Start_14 (_ BitVec 8) (x (bvneg Start_13) (bvand Start_6 Start) (bvadd Start Start_4) (bvudiv Start_14 Start_13) (bvurem Start_6 Start_18) (ite StartBool_2 Start_8 Start_4)))
   (Start_8 (_ BitVec 8) (#b00000001 #b00000000 y (bvnot Start_2) (bvneg Start_6) (bvand Start_9 Start_9) (bvadd Start_1 Start_5) (bvudiv Start_10 Start) (bvshl Start_1 Start_6) (bvlshr Start_3 Start_4)))
   (Start_10 (_ BitVec 8) (y #b00000001 #b00000000 x #b10100101 (bvnot Start_6) (bvand Start_9 Start_11) (bvadd Start_1 Start_4) (bvudiv Start_3 Start_10) (bvlshr Start_5 Start_10)))
   (Start_3 (_ BitVec 8) (#b00000001 (bvnot Start) (bvneg Start) (bvor Start Start) (bvudiv Start_3 Start_1) (bvshl Start_3 Start_4) (ite StartBool_1 Start_5 Start_4)))
   (Start_11 (_ BitVec 8) (#b10100101 #b00000001 x #b00000000 (bvneg Start_2) (bvor Start_2 Start_8) (bvmul Start_12 Start_11) (bvshl Start_5 Start_11) (bvlshr Start_8 Start_9) (ite StartBool Start_5 Start_13)))
   (StartBool_5 Bool (true (not StartBool_5) (or StartBool_3 StartBool)))
   (Start_19 (_ BitVec 8) (y (bvneg Start_11) (bvand Start_1 Start_5) (bvor Start_17 Start) (bvmul Start_18 Start_9)))
   (Start_13 (_ BitVec 8) (x #b10100101 (bvneg Start_7) (bvadd Start_1 Start_4) (bvudiv Start_4 Start_9) (bvurem Start_2 Start_10) (bvshl Start_4 Start_11) (bvlshr Start_9 Start_1) (ite StartBool_2 Start Start_2)))
   (StartBool_2 Bool (true (and StartBool_2 StartBool_3)))
   (StartBool_1 Bool (true (and StartBool_1 StartBool) (or StartBool_5 StartBool_5)))
   (Start_9 (_ BitVec 8) (x #b10100101 (bvor Start_3 Start_2) (bvadd Start_19 Start_10) (bvmul Start_10 Start_20)))
   (StartBool_4 Bool (true false (or StartBool_1 StartBool_1) (bvult Start_4 Start_7)))
   (StartBool_3 Bool (false true (not StartBool_4) (and StartBool StartBool_3) (bvult Start Start_12)))
   (Start_12 (_ BitVec 8) (#b00000000 y #b00000001 x #b10100101 (bvneg Start_14) (bvor Start_8 Start_7) (bvadd Start_1 Start_10) (bvmul Start_12 Start_7) (bvudiv Start_4 Start_15) (bvshl Start_15 Start_8) (bvlshr Start_6 Start_4) (ite StartBool_5 Start_5 Start_4)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvurem (bvadd x #b00000001) y)))

(check-synth)
