
TestBallRunningMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b74  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  08005c34  08005c34  00015c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060b8  080060b8  00020314  2**0
                  CONTENTS
  4 .ARM          00000000  080060b8  080060b8  00020314  2**0
                  CONTENTS
  5 .preinit_array 00000000  080060b8  080060b8  00020314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060b8  080060b8  000160b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060bc  080060bc  000160bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000314  20000000  080060c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  20000314  080063d4  00020314  2**2
                  ALLOC
 10 ._user_heap_stack 00000480  20000708  080063d4  00020708  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002033c  2**0
                  CONTENTS, READONLY
 13 .debug_line   00030d1c  00000000  00000000  0002037f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000007c  00000000  00000000  0005109b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0002ebb5  00000000  00000000  00051117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006073  00000000  00000000  0007fccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000014b8  00000000  00000000  00085d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082e70  00000000  00000000  000871f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000222d  00000000  00000000  0010a068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0001267f  00000000  00000000  0010c295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00018a0d  00000000  00000000  0011e914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00003864  00000000  00000000  00137324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000314 	.word	0x20000314
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005c1c 	.word	0x08005c1c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000318 	.word	0x20000318
 8000104:	08005c1c 	.word	0x08005c1c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f4:	480d      	ldr	r0, [pc, #52]	; (800042c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003f6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f8:	f002 fb1a 	bl	8002a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003fc:	480c      	ldr	r0, [pc, #48]	; (8000430 <LoopForever+0x6>)
  ldr r1, =_edata
 80003fe:	490d      	ldr	r1, [pc, #52]	; (8000434 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000400:	4a0d      	ldr	r2, [pc, #52]	; (8000438 <LoopForever+0xe>)
  movs r3, #0
 8000402:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000404:	e002      	b.n	800040c <LoopCopyDataInit>

08000406 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000406:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000408:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800040a:	3304      	adds	r3, #4

0800040c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800040c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000410:	d3f9      	bcc.n	8000406 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000412:	4a0a      	ldr	r2, [pc, #40]	; (800043c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000414:	4c0a      	ldr	r4, [pc, #40]	; (8000440 <LoopForever+0x16>)
  movs r3, #0
 8000416:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000418:	e001      	b.n	800041e <LoopFillZerobss>

0800041a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800041a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800041c:	3204      	adds	r2, #4

0800041e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000420:	d3fb      	bcc.n	800041a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000422:	f005 fbcd 	bl	8005bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000426:	f000 fba7 	bl	8000b78 <main>

0800042a <LoopForever>:

LoopForever:
    b LoopForever
 800042a:	e7fe      	b.n	800042a <LoopForever>
  ldr   r0, =_estack
 800042c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000430:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000434:	20000314 	.word	0x20000314
  ldr r2, =_sidata
 8000438:	080060c0 	.word	0x080060c0
  ldr r2, =_sbss
 800043c:	20000314 	.word	0x20000314
  ldr r4, =_ebss
 8000440:	20000708 	.word	0x20000708

08000444 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000444:	e7fe      	b.n	8000444 <ADC1_IRQHandler>
	...

08000448 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000448:	b510      	push	{r4, lr}
 800044a:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 800044c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800044e:	6940      	ldr	r0, [r0, #20]
 8000450:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000452:	2200      	movs	r2, #0
 8000454:	234c      	movs	r3, #76	; 0x4c
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000456:	0021      	movs	r1, r4
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000458:	52e2      	strh	r2, [r4, r3]
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800045a:	3b04      	subs	r3, #4
 800045c:	54e2      	strb	r2, [r4, r3]
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800045e:	6960      	ldr	r0, [r4, #20]
 8000460:	2204      	movs	r2, #4
 8000462:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000464:	311c      	adds	r1, #28
 8000466:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 800046c:	b570      	push	{r4, r5, r6, lr}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 800046e:	780a      	ldrb	r2, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000470:	790b      	ldrb	r3, [r1, #4]
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000472:	01d2      	lsls	r2, r2, #7
             | (((uint32_t)capabilities->version) << 4U)
 8000474:	011b      	lsls	r3, r3, #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000476:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000478:	784a      	ldrb	r2, [r1, #1]
{
 800047a:	0004      	movs	r4, r0
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 800047c:	0212      	lsls	r2, r2, #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800047e:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000480:	788a      	ldrb	r2, [r1, #2]
  header &= 0x0fffffffU;
 8000482:	2005      	movs	r0, #5
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000484:	0392      	lsls	r2, r2, #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000486:	4313      	orrs	r3, r2
 8000488:	78ca      	ldrb	r2, [r1, #3]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800048a:	21ff      	movs	r1, #255	; 0xff
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800048c:	0552      	lsls	r2, r2, #21
 800048e:	4313      	orrs	r3, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000490:	4d16      	ldr	r5, [pc, #88]	; (80004ec <ASPEP_sendBeacon+0x80>)
 8000492:	4019      	ands	r1, r3
 8000494:	4301      	orrs	r1, r0
  header &= 0x0fffffffU;
 8000496:	011a      	lsls	r2, r3, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000498:	5c69      	ldrb	r1, [r5, r1]
 800049a:	0b16      	lsrs	r6, r2, #12
 800049c:	4071      	eors	r1, r6
 800049e:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80004a0:	5c69      	ldrb	r1, [r5, r1]
 80004a2:	0d16      	lsrs	r6, r2, #20
 80004a4:	4071      	eors	r1, r6
 80004a6:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80004a8:	5c69      	ldrb	r1, [r5, r1]
 80004aa:	0f12      	lsrs	r2, r2, #28
 80004ac:	404a      	eors	r2, r1
 80004ae:	4910      	ldr	r1, [pc, #64]	; (80004f0 <ASPEP_sendBeacon+0x84>)
  *headerPtr |= (uint32_t)crc << 28;
 80004b0:	5c8a      	ldrb	r2, [r1, r2]
 80004b2:	0712      	lsls	r2, r2, #28
 80004b4:	4313      	orrs	r3, r2
 80004b6:	4303      	orrs	r3, r0
 80004b8:	6223      	str	r3, [r4, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ba:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80004bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d007      	beq.n	80004d2 <ASPEP_sendBeacon+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80004c2:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80004c4:	2324      	movs	r3, #36	; 0x24
 80004c6:	5ce2      	ldrb	r2, [r4, r3]
 80004c8:	2a00      	cmp	r2, #0
 80004ca:	d101      	bne.n	80004d0 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80004cc:	3202      	adds	r2, #2
 80004ce:	54e2      	strb	r2, [r4, r3]
}
 80004d0:	bd70      	pop	{r4, r5, r6, pc}
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80004d2:	0021      	movs	r1, r4
        pHandle->ctrlBuffer.state = readLock;
 80004d4:	2203      	movs	r2, #3
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80004d6:	3120      	adds	r1, #32
        pHandle->ctrlBuffer.state = readLock;
 80004d8:	3324      	adds	r3, #36	; 0x24
 80004da:	54e2      	strb	r2, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80004dc:	6321      	str	r1, [r4, #48]	; 0x30
 80004de:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80004e0:	6960      	ldr	r0, [r4, #20]
 80004e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004e4:	3201      	adds	r2, #1
 80004e6:	4798      	blx	r3
 80004e8:	e7f2      	b.n	80004d0 <ASPEP_sendBeacon+0x64>
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	08005c44 	.word	0x08005c44
 80004f0:	08005c34 	.word	0x08005c34

080004f4 <ASPEP_sendPing>:
{
 80004f4:	000b      	movs	r3, r1
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80004f6:	2148      	movs	r1, #72	; 0x48
{
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	0004      	movs	r4, r0
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80004fc:	5c41      	ldrb	r1, [r0, r1]
                   | (uint32_t)((uint32_t)Nbit << 6U)
 80004fe:	2001      	movs	r0, #1
 8000500:	4008      	ands	r0, r1
    *packet = PING | (uint32_t)((uint32_t)cBit << 4U)
 8000502:	0119      	lsls	r1, r3, #4
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000504:	015b      	lsls	r3, r3, #5
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000506:	4319      	orrs	r1, r3
 8000508:	0313      	lsls	r3, r2, #12
 800050a:	430b      	orrs	r3, r1
                   | (uint32_t)((uint32_t)Nbit << 6U)
 800050c:	0182      	lsls	r2, r0, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800050e:	4313      	orrs	r3, r2
    uint8_t ipID = pHandle->liid & 0xFU;
 8000510:	224b      	movs	r2, #75	; 0x4b
 8000512:	5ca1      	ldrb	r1, [r4, r2]
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000514:	3a3c      	subs	r2, #60	; 0x3c
                   | (uint32_t)((uint32_t)Nbit << 7U)
 8000516:	01c0      	lsls	r0, r0, #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000518:	400a      	ands	r2, r1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800051a:	4303      	orrs	r3, r0
                   | (uint32_t)((uint32_t)ipID << 8U)
 800051c:	0212      	lsls	r2, r2, #8
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800051e:	4313      	orrs	r3, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000520:	22ff      	movs	r2, #255	; 0xff
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000522:	2506      	movs	r5, #6
 8000524:	0018      	movs	r0, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000526:	4916      	ldr	r1, [pc, #88]	; (8000580 <ASPEP_sendPing+0x8c>)
 8000528:	401a      	ands	r2, r3
 800052a:	432a      	orrs	r2, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800052c:	5c8a      	ldrb	r2, [r1, r2]
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800052e:	4328      	orrs	r0, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000530:	0a1d      	lsrs	r5, r3, #8
 8000532:	406a      	eors	r2, r5
 8000534:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000536:	5c8a      	ldrb	r2, [r1, r2]
 8000538:	0c1d      	lsrs	r5, r3, #16
 800053a:	406a      	eors	r2, r5
 800053c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800053e:	5c8a      	ldrb	r2, [r1, r2]
 8000540:	0e1b      	lsrs	r3, r3, #24
 8000542:	4053      	eors	r3, r2
 8000544:	4a0f      	ldr	r2, [pc, #60]	; (8000584 <ASPEP_sendPing+0x90>)
  *headerPtr |= (uint32_t)crc << 28;
 8000546:	5cd3      	ldrb	r3, [r2, r3]
 8000548:	071b      	lsls	r3, r3, #28
 800054a:	4303      	orrs	r3, r0
 800054c:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800054e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000550:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000552:	2b00      	cmp	r3, #0
 8000554:	d007      	beq.n	8000566 <ASPEP_sendPing+0x72>
  __ASM volatile ("cpsie i" : : : "memory");
 8000556:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000558:	2324      	movs	r3, #36	; 0x24
 800055a:	5ce2      	ldrb	r2, [r4, r3]
 800055c:	2a00      	cmp	r2, #0
 800055e:	d101      	bne.n	8000564 <ASPEP_sendPing+0x70>
          pHandle->ctrlBuffer.state = pending;
 8000560:	3202      	adds	r2, #2
 8000562:	54e2      	strb	r2, [r4, r3]
}
 8000564:	bd70      	pop	{r4, r5, r6, pc}
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000566:	0021      	movs	r1, r4
        pHandle->ctrlBuffer.state = readLock;
 8000568:	2203      	movs	r2, #3
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800056a:	3120      	adds	r1, #32
        pHandle->ctrlBuffer.state = readLock;
 800056c:	3324      	adds	r3, #36	; 0x24
 800056e:	54e2      	strb	r2, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000570:	6321      	str	r1, [r4, #48]	; 0x30
 8000572:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000574:	6960      	ldr	r0, [r4, #20]
 8000576:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000578:	3201      	adds	r2, #1
 800057a:	4798      	blx	r3
 800057c:	e7f2      	b.n	8000564 <ASPEP_sendPing+0x70>
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	08005c44 	.word	0x08005c44
 8000584:	08005c34 	.word	0x08005c34

08000588 <ASPEP_getBuffer>:
{
 8000588:	0003      	movs	r3, r0
 800058a:	b510      	push	{r4, lr}
     result = false; /* Async packets are not supported */
 800058c:	2000      	movs	r0, #0
    if (MCTL_SYNC == syncAsync)
 800058e:	2a0a      	cmp	r2, #10
 8000590:	d000      	beq.n	8000594 <ASPEP_getBuffer+0xc>
}
 8000592:	bd10      	pop	{r4, pc}
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000594:	3224      	adds	r2, #36	; 0x24
 8000596:	5c9c      	ldrb	r4, [r3, r2]
 8000598:	2c01      	cmp	r4, #1
 800059a:	d8fa      	bhi.n	8000592 <ASPEP_getBuffer+0xa>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 800059c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800059e:	3004      	adds	r0, #4
 80005a0:	6008      	str	r0, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80005a2:	2101      	movs	r1, #1
  bool result = true;
 80005a4:	2001      	movs	r0, #1
        pHandle->syncBuffer.state = writeLock;
 80005a6:	5499      	strb	r1, [r3, r2]
 80005a8:	e7f3      	b.n	8000592 <ASPEP_getBuffer+0xa>
 80005aa:	46c0      	nop			; (mov r8, r8)

080005ac <ASPEP_sendPacket>:
{
 80005ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ae:	0004      	movs	r4, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80005b0:	204c      	movs	r0, #76	; 0x4c
{
 80005b2:	46c6      	mov	lr, r8
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80005b4:	5c25      	ldrb	r5, [r4, r0]
{
 80005b6:	b500      	push	{lr}
      result = ASPEP_NOT_CONNECTED;
 80005b8:	384a      	subs	r0, #74	; 0x4a
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80005ba:	2d02      	cmp	r5, #2
 80005bc:	d002      	beq.n	80005c4 <ASPEP_sendPacket+0x18>
}
 80005be:	bc80      	pop	{r7}
 80005c0:	46b8      	mov	r8, r7
 80005c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 80005c4:	0110      	lsls	r0, r2, #4
 80005c6:	4318      	orrs	r0, r3
      *header = tmpHeader;
 80005c8:	1f0e      	subs	r6, r1, #4
 80005ca:	6030      	str	r0, [r6, #0]
      if (1U == pHandle->Capabilities.DATA_CRC)
 80005cc:	2054      	movs	r0, #84	; 0x54
 80005ce:	5c20      	ldrb	r0, [r4, r0]
 80005d0:	2801      	cmp	r0, #1
 80005d2:	d106      	bne.n	80005e2 <ASPEP_sendPacket+0x36>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 80005d4:	30c9      	adds	r0, #201	; 0xc9
 80005d6:	5488      	strb	r0, [r1, r2]
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 80005d8:	1889      	adds	r1, r1, r2
 80005da:	3034      	adds	r0, #52	; 0x34
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 80005dc:	3202      	adds	r2, #2
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 80005de:	7048      	strb	r0, [r1, #1]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 80005e0:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 80005e2:	2b0a      	cmp	r3, #10
 80005e4:	d105      	bne.n	80005f2 <ASPEP_sendPacket+0x46>
        if (pSupHandle->MCP_PacketAvailable)
 80005e6:	7c21      	ldrb	r1, [r4, #16]
          result = MCTL_SYNC_NOT_EXPECTED;
 80005e8:	2001      	movs	r0, #1
        if (pSupHandle->MCP_PacketAvailable)
 80005ea:	2900      	cmp	r1, #0
 80005ec:	d0e7      	beq.n	80005be <ASPEP_sendPacket+0x12>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 80005ee:	2100      	movs	r1, #0
 80005f0:	7421      	strb	r1, [r4, #16]
  uint32_t header = *headerPtr;
 80005f2:	6837      	ldr	r7, [r6, #0]
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 80005f4:	3204      	adds	r2, #4
  header &= 0x0fffffffU;
 80005f6:	0138      	lsls	r0, r7, #4
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 80005f8:	b292      	uxth	r2, r2
 80005fa:	4694      	mov	ip, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005fc:	21ff      	movs	r1, #255	; 0xff
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005fe:	0b02      	lsrs	r2, r0, #12
 8000600:	4690      	mov	r8, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000602:	4d24      	ldr	r5, [pc, #144]	; (8000694 <ASPEP_sendPacket+0xe8>)
 8000604:	4039      	ands	r1, r7
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000606:	002a      	movs	r2, r5
 8000608:	5c69      	ldrb	r1, [r5, r1]
 800060a:	4645      	mov	r5, r8
 800060c:	4069      	eors	r1, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800060e:	0d05      	lsrs	r5, r0, #20
 8000610:	46a8      	mov	r8, r5
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000612:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000614:	5c55      	ldrb	r5, [r2, r1]
 8000616:	4641      	mov	r1, r8
 8000618:	404d      	eors	r5, r1
 800061a:	b2ed      	uxtb	r5, r5
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800061c:	5d51      	ldrb	r1, [r2, r5]
 800061e:	0f00      	lsrs	r0, r0, #28
 8000620:	4041      	eors	r1, r0
 8000622:	481d      	ldr	r0, [pc, #116]	; (8000698 <ASPEP_sendPacket+0xec>)
  *headerPtr |= (uint32_t)crc << 28;
 8000624:	5c40      	ldrb	r0, [r0, r1]
 8000626:	0700      	lsls	r0, r0, #28
 8000628:	4338      	orrs	r0, r7
 800062a:	6030      	str	r0, [r6, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800062c:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800062e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000630:	2900      	cmp	r1, #0
 8000632:	d017      	beq.n	8000664 <ASPEP_sendPacket+0xb8>
  __ASM volatile ("cpsie i" : : : "memory");
 8000634:	b662      	cpsie	i
      if (MCTL_SYNC == dataType)
 8000636:	2b0a      	cmp	r3, #10
 8000638:	d009      	beq.n	800064e <ASPEP_sendPacket+0xa2>
  uint8_t result = ASPEP_OK;
 800063a:	2000      	movs	r0, #0
      else if(ASPEP_CTRL == dataType)
 800063c:	2b00      	cmp	r3, #0
 800063e:	d1be      	bne.n	80005be <ASPEP_sendPacket+0x12>
        if (pHandle->ctrlBuffer.state != available)
 8000640:	3324      	adds	r3, #36	; 0x24
 8000642:	5ce0      	ldrb	r0, [r4, r3]
 8000644:	2800      	cmp	r0, #0
 8000646:	d123      	bne.n	8000690 <ASPEP_sendPacket+0xe4>
          pHandle->ctrlBuffer.state = pending;
 8000648:	2202      	movs	r2, #2
 800064a:	54e2      	strb	r2, [r4, r3]
 800064c:	e7b7      	b.n	80005be <ASPEP_sendPacket+0x12>
        if (pHandle -> syncBuffer.state != writeLock)
 800064e:	3324      	adds	r3, #36	; 0x24
 8000650:	5ce1      	ldrb	r1, [r4, r3]
          result = ASPEP_BUFFER_ERROR;
 8000652:	2003      	movs	r0, #3
        if (pHandle -> syncBuffer.state != writeLock)
 8000654:	2901      	cmp	r1, #1
 8000656:	d1b2      	bne.n	80005be <ASPEP_sendPacket+0x12>
          pHandle->syncBuffer.state = pending;
 8000658:	3101      	adds	r1, #1
 800065a:	54e1      	strb	r1, [r4, r3]
          pHandle->syncBuffer.length = bufferLength;
 800065c:	4663      	mov	r3, ip
  uint8_t result = ASPEP_OK;
 800065e:	2000      	movs	r0, #0
          pHandle->syncBuffer.length = bufferLength;
 8000660:	85a3      	strh	r3, [r4, #44]	; 0x2c
 8000662:	e7ac      	b.n	80005be <ASPEP_sendPacket+0x12>
      if (MCTL_SYNC == dataType)
 8000664:	2b0a      	cmp	r3, #10
 8000666:	d00d      	beq.n	8000684 <ASPEP_sendPacket+0xd8>
        pHandle->ctrlBuffer.state = readLock;
 8000668:	2324      	movs	r3, #36	; 0x24
 800066a:	2103      	movs	r1, #3
 800066c:	54e1      	strb	r1, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800066e:	0023      	movs	r3, r4
 8000670:	3320      	adds	r3, #32
 8000672:	6323      	str	r3, [r4, #48]	; 0x30
 8000674:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000676:	4662      	mov	r2, ip
 8000678:	0031      	movs	r1, r6
 800067a:	6960      	ldr	r0, [r4, #20]
 800067c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800067e:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 8000680:	2000      	movs	r0, #0
 8000682:	e79c      	b.n	80005be <ASPEP_sendPacket+0x12>
        pHandle->syncBuffer.state = readLock;
 8000684:	3324      	adds	r3, #36	; 0x24
 8000686:	3103      	adds	r1, #3
 8000688:	54e1      	strb	r1, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800068a:	0023      	movs	r3, r4
 800068c:	3328      	adds	r3, #40	; 0x28
 800068e:	e7f0      	b.n	8000672 <ASPEP_sendPacket+0xc6>
          result = ASPEP_BUFFER_ERROR;
 8000690:	2003      	movs	r0, #3
 8000692:	e794      	b.n	80005be <ASPEP_sendPacket+0x12>
 8000694:	08005c44 	.word	0x08005c44
 8000698:	08005c34 	.word	0x08005c34

0800069c <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 800069c:	b570      	push	{r4, r5, r6, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 800069e:	2524      	movs	r5, #36	; 0x24
 80006a0:	5d43      	ldrb	r3, [r0, r5]
{
 80006a2:	0004      	movs	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 80006a4:	2b03      	cmp	r3, #3
 80006a6:	d012      	beq.n	80006ce <ASPEP_HWDataTransmittedIT+0x32>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 80006a8:	2100      	movs	r1, #0
 80006aa:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80006ac:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 80006ae:	222e      	movs	r2, #46	; 0x2e
 80006b0:	5c82      	ldrb	r2, [r0, r2]
 80006b2:	2a02      	cmp	r2, #2
 80006b4:	d011      	beq.n	80006da <ASPEP_HWDataTransmittedIT+0x3e>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d11b      	bne.n	80006f2 <ASPEP_HWDataTransmittedIT+0x56>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 80006ba:	0001      	movs	r1, r0
 80006bc:	3120      	adds	r1, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 80006be:	6c23      	ldr	r3, [r4, #64]	; 0x40
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 80006c0:	6301      	str	r1, [r0, #48]	; 0x30
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 80006c2:	2204      	movs	r2, #4
 80006c4:	6940      	ldr	r0, [r0, #20]
 80006c6:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 80006c8:	2303      	movs	r3, #3
 80006ca:	5563      	strb	r3, [r4, r5]
      pHandle->lockBuffer = NULL;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
      pHandle->ctrlBuffer.state = available;
 80006ce:	2300      	movs	r3, #0
 80006d0:	5543      	strb	r3, [r0, r5]
    if (pHandle->syncBuffer.state == pending)
 80006d2:	332e      	adds	r3, #46	; 0x2e
 80006d4:	5cc3      	ldrb	r3, [r0, r3]
 80006d6:	2b02      	cmp	r3, #2
 80006d8:	d10b      	bne.n	80006f2 <ASPEP_HWDataTransmittedIT+0x56>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80006da:	0023      	movs	r3, r4
 80006dc:	3328      	adds	r3, #40	; 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 80006de:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80006e0:	6323      	str	r3, [r4, #48]	; 0x30
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 80006e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80006e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80006e6:	6960      	ldr	r0, [r4, #20]
 80006e8:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 80006ea:	232e      	movs	r3, #46	; 0x2e
 80006ec:	2203      	movs	r2, #3
 80006ee:	54e2      	strb	r2, [r4, r3]
 80006f0:	e7ec      	b.n	80006cc <ASPEP_HWDataTransmittedIT+0x30>
      pHandle->lockBuffer = NULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	6323      	str	r3, [r4, #48]	; 0x30
}
 80006f6:	e7e9      	b.n	80006cc <ASPEP_HWDataTransmittedIT+0x30>

080006f8 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	46de      	mov	lr, fp
 80006fc:	4657      	mov	r7, sl
 80006fe:	464e      	mov	r6, r9
 8000700:	4645      	mov	r5, r8
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
 8000702:	2200      	movs	r2, #0
{
 8000704:	b5e0      	push	{r5, r6, r7, lr}
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000706:	69c3      	ldr	r3, [r0, #28]
    *packetLength = 0;
 8000708:	800a      	strh	r2, [r1, #0]
    if (pHandle->NewPacketAvailable)
 800070a:	3249      	adds	r2, #73	; 0x49
{
 800070c:	0004      	movs	r4, r0
    if (pHandle->NewPacketAvailable)
 800070e:	5c80      	ldrb	r0, [r0, r2]
{
 8000710:	b085      	sub	sp, #20
    if (pHandle->NewPacketAvailable)
 8000712:	2800      	cmp	r0, #0
 8000714:	d018      	beq.n	8000748 <ASPEP_RXframeProcess+0x50>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000716:	2000      	movs	r0, #0
      switch (pHandle->ASPEP_State)
 8000718:	264c      	movs	r6, #76	; 0x4c
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 800071a:	54a0      	strb	r0, [r4, r2]
      switch (pHandle->ASPEP_State)
 800071c:	5da2      	ldrb	r2, [r4, r6]
 800071e:	2a01      	cmp	r2, #1
 8000720:	d05e      	beq.n	80007e0 <ASPEP_RXframeProcess+0xe8>
 8000722:	2a02      	cmp	r2, #2
 8000724:	d047      	beq.n	80007b6 <ASPEP_RXframeProcess+0xbe>
 8000726:	2500      	movs	r5, #0
 8000728:	2a00      	cmp	r2, #0
 800072a:	d038      	beq.n	800079e <ASPEP_RXframeProcess+0xa6>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800072c:	0021      	movs	r1, r4
 800072e:	2204      	movs	r2, #4
 8000730:	6960      	ldr	r0, [r4, #20]
 8000732:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000734:	311c      	adds	r1, #28
 8000736:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 8000738:	0028      	movs	r0, r5
 800073a:	b005      	add	sp, #20
 800073c:	bcf0      	pop	{r4, r5, r6, r7}
 800073e:	46bb      	mov	fp, r7
 8000740:	46b2      	mov	sl, r6
 8000742:	46a9      	mov	r9, r5
 8000744:	46a0      	mov	r8, r4
 8000746:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000748:	234a      	movs	r3, #74	; 0x4a
 800074a:	5ce3      	ldrb	r3, [r4, r3]
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 800074c:	2500      	movs	r5, #0
    else if (pHandle->badPacketFlag > ASPEP_OK)
 800074e:	2b00      	cmp	r3, #0
 8000750:	d0f2      	beq.n	8000738 <ASPEP_RXframeProcess+0x40>
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000752:	2509      	movs	r5, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000754:	200f      	movs	r0, #15
 8000756:	021a      	lsls	r2, r3, #8
 8000758:	041b      	lsls	r3, r3, #16
 800075a:	4313      	orrs	r3, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800075c:	0a1a      	lsrs	r2, r3, #8
 800075e:	49b6      	ldr	r1, [pc, #728]	; (8000a38 <ASPEP_RXframeProcess+0x340>)
 8000760:	406a      	eors	r2, r5
 8000762:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000764:	5c8a      	ldrb	r2, [r1, r2]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000766:	4318      	orrs	r0, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000768:	0c1b      	lsrs	r3, r3, #16
 800076a:	4053      	eors	r3, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800076c:	5ccb      	ldrb	r3, [r1, r3]
 800076e:	4ab3      	ldr	r2, [pc, #716]	; (8000a3c <ASPEP_RXframeProcess+0x344>)
  *headerPtr |= (uint32_t)crc << 28;
 8000770:	5cd3      	ldrb	r3, [r2, r3]
 8000772:	071b      	lsls	r3, r3, #28
 8000774:	4303      	orrs	r3, r0
 8000776:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000778:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800077a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800077c:	2b00      	cmp	r3, #0
 800077e:	d03e      	beq.n	80007fe <ASPEP_RXframeProcess+0x106>
  __ASM volatile ("cpsie i" : : : "memory");
 8000780:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000782:	2324      	movs	r3, #36	; 0x24
 8000784:	5ce2      	ldrb	r2, [r4, r3]
 8000786:	2a00      	cmp	r2, #0
 8000788:	d101      	bne.n	800078e <ASPEP_RXframeProcess+0x96>
          pHandle->ctrlBuffer.state = pending;
 800078a:	3202      	adds	r2, #2
 800078c:	54e2      	strb	r2, [r4, r3]
      pHandle->badPacketFlag = ASPEP_OK;
 800078e:	234a      	movs	r3, #74	; 0x4a
 8000790:	2200      	movs	r2, #0
 8000792:	54e2      	strb	r2, [r4, r3]
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000794:	6960      	ldr	r0, [r4, #20]
 8000796:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000798:	4798      	blx	r3
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 800079a:	2500      	movs	r5, #0
 800079c:	e7cc      	b.n	8000738 <ASPEP_RXframeProcess+0x40>
          if (BEACON == pHandle->rxPacketType)
 800079e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80007a0:	2a05      	cmp	r2, #5
 80007a2:	d038      	beq.n	8000816 <ASPEP_RXframeProcess+0x11e>
          else if (PING == pHandle->rxPacketType)
 80007a4:	2a06      	cmp	r2, #6
 80007a6:	d1c1      	bne.n	800072c <ASPEP_RXframeProcess+0x34>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 80007a8:	0b1b      	lsrs	r3, r3, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 80007aa:	2100      	movs	r1, #0
 80007ac:	0020      	movs	r0, r4
 80007ae:	b29a      	uxth	r2, r3
 80007b0:	f7ff fea0 	bl	80004f4 <ASPEP_sendPing>
 80007b4:	e7ba      	b.n	800072c <ASPEP_RXframeProcess+0x34>
          if (BEACON == pHandle->rxPacketType)
 80007b6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80007b8:	2a05      	cmp	r2, #5
 80007ba:	d100      	bne.n	80007be <ASPEP_RXframeProcess+0xc6>
 80007bc:	e0ac      	b.n	8000918 <ASPEP_RXframeProcess+0x220>
          else if (PING == pHandle->rxPacketType)
 80007be:	2a06      	cmp	r2, #6
 80007c0:	d100      	bne.n	80007c4 <ASPEP_RXframeProcess+0xcc>
 80007c2:	e0f1      	b.n	80009a8 <ASPEP_RXframeProcess+0x2b0>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80007c4:	2500      	movs	r5, #0
          else if (DATA_PACKET == pHandle->rxPacketType)
 80007c6:	2a09      	cmp	r2, #9
 80007c8:	d1b0      	bne.n	800072c <ASPEP_RXframeProcess+0x34>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80007ca:	323f      	adds	r2, #63	; 0x3f
 80007cc:	5ca3      	ldrb	r3, [r4, r2]
 80007ce:	3301      	adds	r3, #1
 80007d0:	54a3      	strb	r3, [r4, r2]
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80007d2:	2301      	movs	r3, #1
 80007d4:	7423      	strb	r3, [r4, #16]
              *packetLength = pHandle->rxLength;
 80007d6:	3343      	adds	r3, #67	; 0x43
 80007d8:	5ae3      	ldrh	r3, [r4, r3]
              result = pHandle->rxBuffer;
 80007da:	69a5      	ldr	r5, [r4, #24]
              *packetLength = pHandle->rxLength;
 80007dc:	800b      	strh	r3, [r1, #0]
              result = pHandle->rxBuffer;
 80007de:	e7a5      	b.n	800072c <ASPEP_RXframeProcess+0x34>
          if (BEACON == pHandle->rxPacketType)
 80007e0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80007e2:	2a05      	cmp	r2, #5
 80007e4:	d05c      	beq.n	80008a0 <ASPEP_RXframeProcess+0x1a8>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80007e6:	2500      	movs	r5, #0
          else if (PING == pHandle->rxPacketType)
 80007e8:	2a06      	cmp	r2, #6
 80007ea:	d19f      	bne.n	800072c <ASPEP_RXframeProcess+0x34>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 80007ec:	0b1b      	lsrs	r3, r3, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	2101      	movs	r1, #1
 80007f2:	0020      	movs	r0, r4
 80007f4:	f7ff fe7e 	bl	80004f4 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 80007f8:	2302      	movs	r3, #2
 80007fa:	55a3      	strb	r3, [r4, r6]
 80007fc:	e796      	b.n	800072c <ASPEP_RXframeProcess+0x34>
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007fe:	0021      	movs	r1, r4
        pHandle->ctrlBuffer.state = readLock;
 8000800:	2203      	movs	r2, #3
 8000802:	3324      	adds	r3, #36	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000804:	3120      	adds	r1, #32
        pHandle->ctrlBuffer.state = readLock;
 8000806:	54e2      	strb	r2, [r4, r3]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000808:	6321      	str	r1, [r4, #48]	; 0x30
 800080a:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800080c:	6960      	ldr	r0, [r4, #20]
 800080e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000810:	3201      	adds	r2, #1
 8000812:	4798      	blx	r3
 8000814:	e7bb      	b.n	800078e <ASPEP_RXframeProcess+0x96>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000816:	213f      	movs	r1, #63	; 0x3f
 8000818:	7f62      	ldrb	r2, [r4, #29]
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800081a:	357f      	adds	r5, #127	; 0x7f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800081c:	4011      	ands	r1, r2
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800081e:	0b98      	lsrs	r0, r3, #14
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000820:	0d5a      	lsrs	r2, r3, #21
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000822:	4028      	ands	r0, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000824:	4015      	ands	r5, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000826:	2254      	movs	r2, #84	; 0x54
 8000828:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800082a:	468c      	mov	ip, r1
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800082c:	4690      	mov	r8, r2
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800082e:	2255      	movs	r2, #85	; 0x55
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000830:	7f26      	ldrb	r6, [r4, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000832:	5ca1      	ldrb	r1, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000834:	09f6      	lsrs	r6, r6, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000836:	1c0a      	adds	r2, r1, #0
 8000838:	4561      	cmp	r1, ip
 800083a:	d900      	bls.n	800083e <ASPEP_RXframeProcess+0x146>
 800083c:	4662      	mov	r2, ip
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800083e:	2156      	movs	r1, #86	; 0x56
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000840:	b2d2      	uxtb	r2, r2
 8000842:	9201      	str	r2, [sp, #4]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000844:	5c62      	ldrb	r2, [r4, r1]
 8000846:	1c01      	adds	r1, r0, #0
 8000848:	4691      	mov	r9, r2
 800084a:	4290      	cmp	r0, r2
 800084c:	d900      	bls.n	8000850 <ASPEP_RXframeProcess+0x158>
 800084e:	1c11      	adds	r1, r2, #0
 8000850:	b2ca      	uxtb	r2, r1
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000852:	2157      	movs	r1, #87	; 0x57
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000854:	9202      	str	r2, [sp, #8]
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000856:	5c62      	ldrb	r2, [r4, r1]
 8000858:	1c29      	adds	r1, r5, #0
 800085a:	4692      	mov	sl, r2
 800085c:	4295      	cmp	r5, r2
 800085e:	d900      	bls.n	8000862 <ASPEP_RXframeProcess+0x16a>
 8000860:	1c11      	adds	r1, r2, #0
 8000862:	b2ca      	uxtb	r2, r1
 8000864:	9203      	str	r2, [sp, #12]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000866:	1c31      	adds	r1, r6, #0
 8000868:	4546      	cmp	r6, r8
 800086a:	d900      	bls.n	800086e <ASPEP_RXframeProcess+0x176>
 800086c:	4641      	mov	r1, r8
 800086e:	9a01      	ldr	r2, [sp, #4]
 8000870:	0217      	lsls	r7, r2, #8
 8000872:	b2ca      	uxtb	r2, r1
 8000874:	4693      	mov	fp, r2
 8000876:	9a02      	ldr	r2, [sp, #8]
 8000878:	0411      	lsls	r1, r2, #16
 800087a:	465a      	mov	r2, fp
 800087c:	433a      	orrs	r2, r7
 800087e:	4693      	mov	fp, r2
 8000880:	9a03      	ldr	r2, [sp, #12]
 8000882:	0617      	lsls	r7, r2, #24
 8000884:	465a      	mov	r2, fp
 8000886:	4311      	orrs	r1, r2
 8000888:	4339      	orrs	r1, r7
 800088a:	6561      	str	r1, [r4, #84]	; 0x54
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800088c:	4546      	cmp	r6, r8
 800088e:	d800      	bhi.n	8000892 <ASPEP_RXframeProcess+0x19a>
 8000890:	e091      	b.n	80009b6 <ASPEP_RXframeProcess+0x2be>
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000892:	0021      	movs	r1, r4
 8000894:	0020      	movs	r0, r4
 8000896:	3154      	adds	r1, #84	; 0x54
 8000898:	f7ff fde8 	bl	800046c <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 800089c:	2500      	movs	r5, #0
 800089e:	e745      	b.n	800072c <ASPEP_RXframeProcess+0x34>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80008a0:	213f      	movs	r1, #63	; 0x3f
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80008a2:	257f      	movs	r5, #127	; 0x7f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80008a4:	7f62      	ldrb	r2, [r4, #29]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80008a6:	7f26      	ldrb	r6, [r4, #28]
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80008a8:	4011      	ands	r1, r2
 80008aa:	468c      	mov	ip, r1
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80008ac:	0d5a      	lsrs	r2, r3, #21
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80008ae:	0b99      	lsrs	r1, r3, #14
 80008b0:	4029      	ands	r1, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80008b2:	4015      	ands	r5, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80008b4:	2254      	movs	r2, #84	; 0x54
 80008b6:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80008b8:	09f6      	lsrs	r6, r6, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80008ba:	4690      	mov	r8, r2
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80008bc:	2255      	movs	r2, #85	; 0x55
 80008be:	5ca2      	ldrb	r2, [r4, r2]
 80008c0:	1c17      	adds	r7, r2, #0
 80008c2:	4562      	cmp	r2, ip
 80008c4:	d900      	bls.n	80008c8 <ASPEP_RXframeProcess+0x1d0>
 80008c6:	4667      	mov	r7, ip
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80008c8:	2256      	movs	r2, #86	; 0x56
 80008ca:	5ca2      	ldrb	r2, [r4, r2]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80008cc:	b2ff      	uxtb	r7, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80008ce:	4691      	mov	r9, r2
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80008d0:	2257      	movs	r2, #87	; 0x57
 80008d2:	5ca2      	ldrb	r2, [r4, r2]
 80008d4:	4692      	mov	sl, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80008d6:	1c32      	adds	r2, r6, #0
 80008d8:	4546      	cmp	r6, r8
 80008da:	d900      	bls.n	80008de <ASPEP_RXframeProcess+0x1e6>
 80008dc:	4642      	mov	r2, r8
 80008de:	0238      	lsls	r0, r7, #8
 80008e0:	b2d2      	uxtb	r2, r2
 80008e2:	4302      	orrs	r2, r0
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80008e4:	1c08      	adds	r0, r1, #0
 80008e6:	4549      	cmp	r1, r9
 80008e8:	d900      	bls.n	80008ec <ASPEP_RXframeProcess+0x1f4>
 80008ea:	4648      	mov	r0, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80008ec:	b2c0      	uxtb	r0, r0
 80008ee:	0400      	lsls	r0, r0, #16
 80008f0:	9001      	str	r0, [sp, #4]
 80008f2:	4853      	ldr	r0, [pc, #332]	; (8000a40 <ASPEP_RXframeProcess+0x348>)
 80008f4:	4002      	ands	r2, r0
 80008f6:	9801      	ldr	r0, [sp, #4]
 80008f8:	4302      	orrs	r2, r0
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80008fa:	1c28      	adds	r0, r5, #0
 80008fc:	4555      	cmp	r5, sl
 80008fe:	d900      	bls.n	8000902 <ASPEP_RXframeProcess+0x20a>
 8000900:	4650      	mov	r0, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000902:	0212      	lsls	r2, r2, #8
 8000904:	0600      	lsls	r0, r0, #24
 8000906:	0a12      	lsrs	r2, r2, #8
 8000908:	4302      	orrs	r2, r0
 800090a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800090c:	4546      	cmp	r6, r8
 800090e:	d974      	bls.n	80009fa <ASPEP_RXframeProcess+0x302>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000910:	234c      	movs	r3, #76	; 0x4c
 8000912:	2200      	movs	r2, #0
 8000914:	54e2      	strb	r2, [r4, r3]
 8000916:	e7bc      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000918:	213f      	movs	r1, #63	; 0x3f
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800091a:	257f      	movs	r5, #127	; 0x7f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800091c:	7f62      	ldrb	r2, [r4, #29]
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800091e:	0b98      	lsrs	r0, r3, #14
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000920:	4011      	ands	r1, r2
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000922:	0d5a      	lsrs	r2, r3, #21
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000924:	4028      	ands	r0, r5
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000926:	4015      	ands	r5, r2
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000928:	2254      	movs	r2, #84	; 0x54
 800092a:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800092c:	7f26      	ldrb	r6, [r4, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800092e:	4694      	mov	ip, r2
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000930:	2255      	movs	r2, #85	; 0x55
 8000932:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000934:	09f6      	lsrs	r6, r6, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000936:	1c17      	adds	r7, r2, #0
 8000938:	428a      	cmp	r2, r1
 800093a:	d900      	bls.n	800093e <ASPEP_RXframeProcess+0x246>
 800093c:	1c0f      	adds	r7, r1, #0
 800093e:	b2fa      	uxtb	r2, r7
 8000940:	9201      	str	r2, [sp, #4]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000942:	2256      	movs	r2, #86	; 0x56
 8000944:	5ca2      	ldrb	r2, [r4, r2]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000946:	46b3      	mov	fp, r6
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000948:	4690      	mov	r8, r2
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800094a:	2257      	movs	r2, #87	; 0x57
 800094c:	5ca2      	ldrb	r2, [r4, r2]
 800094e:	4691      	mov	r9, r2
 8000950:	2254      	movs	r2, #84	; 0x54
 8000952:	4692      	mov	sl, r2
 8000954:	44a2      	add	sl, r4
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000956:	4566      	cmp	r6, ip
 8000958:	d900      	bls.n	800095c <ASPEP_RXframeProcess+0x264>
 800095a:	46e3      	mov	fp, ip
 800095c:	465f      	mov	r7, fp
 800095e:	9a01      	ldr	r2, [sp, #4]
 8000960:	b2ff      	uxtb	r7, r7
 8000962:	0212      	lsls	r2, r2, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000964:	4683      	mov	fp, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000966:	433a      	orrs	r2, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000968:	4540      	cmp	r0, r8
 800096a:	d900      	bls.n	800096e <ASPEP_RXframeProcess+0x276>
 800096c:	46c3      	mov	fp, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800096e:	465f      	mov	r7, fp
 8000970:	b2ff      	uxtb	r7, r7
 8000972:	043f      	lsls	r7, r7, #16
 8000974:	46bb      	mov	fp, r7
 8000976:	4f32      	ldr	r7, [pc, #200]	; (8000a40 <ASPEP_RXframeProcess+0x348>)
 8000978:	403a      	ands	r2, r7
 800097a:	465f      	mov	r7, fp
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800097c:	46ab      	mov	fp, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800097e:	433a      	orrs	r2, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000980:	454d      	cmp	r5, r9
 8000982:	d900      	bls.n	8000986 <ASPEP_RXframeProcess+0x28e>
 8000984:	46cb      	mov	fp, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000986:	465f      	mov	r7, fp
 8000988:	0212      	lsls	r2, r2, #8
 800098a:	063f      	lsls	r7, r7, #24
 800098c:	0a12      	lsrs	r2, r2, #8
 800098e:	433a      	orrs	r2, r7
 8000990:	6562      	str	r2, [r4, #84]	; 0x54
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000992:	2200      	movs	r2, #0
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000994:	4566      	cmp	r6, ip
 8000996:	d93e      	bls.n	8000a16 <ASPEP_RXframeProcess+0x31e>
 8000998:	234c      	movs	r3, #76	; 0x4c
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 800099a:	4651      	mov	r1, sl
 800099c:	0020      	movs	r0, r4
 800099e:	54e2      	strb	r2, [r4, r3]
 80009a0:	f7ff fd64 	bl	800046c <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80009a4:	2500      	movs	r5, #0
 80009a6:	e6c1      	b.n	800072c <ASPEP_RXframeProcess+0x34>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80009a8:	2101      	movs	r1, #1
 80009aa:	0020      	movs	r0, r4
 80009ac:	7f62      	ldrb	r2, [r4, #29]
 80009ae:	f7ff fda1 	bl	80004f4 <ASPEP_sendPing>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80009b2:	2500      	movs	r5, #0
 80009b4:	e6ba      	b.n	800072c <ASPEP_RXframeProcess+0x34>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80009b6:	9a01      	ldr	r2, [sp, #4]
 80009b8:	4594      	cmp	ip, r2
 80009ba:	d900      	bls.n	80009be <ASPEP_RXframeProcess+0x2c6>
 80009bc:	e769      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80009be:	4548      	cmp	r0, r9
 80009c0:	d900      	bls.n	80009c4 <ASPEP_RXframeProcess+0x2cc>
 80009c2:	e766      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80009c4:	4555      	cmp	r5, sl
 80009c6:	d900      	bls.n	80009ca <ASPEP_RXframeProcess+0x2d2>
 80009c8:	e763      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80009ca:	2158      	movs	r1, #88	; 0x58
 80009cc:	5c61      	ldrb	r1, [r4, r1]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 80009ce:	065b      	lsls	r3, r3, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80009d0:	0f5b      	lsrs	r3, r3, #29
 80009d2:	4299      	cmp	r1, r3
 80009d4:	d000      	beq.n	80009d8 <ASPEP_RXframeProcess+0x2e0>
 80009d6:	e75c      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80009d8:	9b02      	ldr	r3, [sp, #8]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80009da:	3201      	adds	r2, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80009dc:	3301      	adds	r3, #1
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	015b      	lsls	r3, r3, #5
 80009e2:	81a3      	strh	r3, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80009e4:	9b03      	ldr	r3, [sp, #12]
 80009e6:	019b      	lsls	r3, r3, #6
 80009e8:	81e3      	strh	r3, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80009ea:	b2d3      	uxtb	r3, r2
 80009ec:	2246      	movs	r2, #70	; 0x46
 80009ee:	015b      	lsls	r3, r3, #5
 80009f0:	52a3      	strh	r3, [r4, r2]
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80009f2:	234c      	movs	r3, #76	; 0x4c
 80009f4:	3a45      	subs	r2, #69	; 0x45
 80009f6:	54e2      	strb	r2, [r4, r3]
 80009f8:	e74b      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80009fa:	45bc      	cmp	ip, r7
 80009fc:	d888      	bhi.n	8000910 <ASPEP_RXframeProcess+0x218>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80009fe:	4549      	cmp	r1, r9
 8000a00:	d886      	bhi.n	8000910 <ASPEP_RXframeProcess+0x218>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000a02:	4555      	cmp	r5, sl
 8000a04:	d884      	bhi.n	8000910 <ASPEP_RXframeProcess+0x218>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a06:	2258      	movs	r2, #88	; 0x58
 8000a08:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 8000a0a:	065b      	lsls	r3, r3, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a0c:	0f5b      	lsrs	r3, r3, #29
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d000      	beq.n	8000a14 <ASPEP_RXframeProcess+0x31c>
 8000a12:	e77d      	b.n	8000910 <ASPEP_RXframeProcess+0x218>
 8000a14:	e73d      	b.n	8000892 <ASPEP_RXframeProcess+0x19a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000a16:	9e01      	ldr	r6, [sp, #4]
 8000a18:	42b1      	cmp	r1, r6
 8000a1a:	d8bd      	bhi.n	8000998 <ASPEP_RXframeProcess+0x2a0>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000a1c:	4540      	cmp	r0, r8
 8000a1e:	d8bb      	bhi.n	8000998 <ASPEP_RXframeProcess+0x2a0>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000a20:	454d      	cmp	r5, r9
 8000a22:	d8b9      	bhi.n	8000998 <ASPEP_RXframeProcess+0x2a0>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a24:	3258      	adds	r2, #88	; 0x58
 8000a26:	5ca2      	ldrb	r2, [r4, r2]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 8000a28:	065b      	lsls	r3, r3, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a2a:	0f5b      	lsrs	r3, r3, #29
 8000a2c:	1ad2      	subs	r2, r2, r3
 8000a2e:	4253      	negs	r3, r2
 8000a30:	415a      	adcs	r2, r3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a32:	b2d2      	uxtb	r2, r2
 8000a34:	e7b0      	b.n	8000998 <ASPEP_RXframeProcess+0x2a0>
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	08005c44 	.word	0x08005c44
 8000a3c:	08005c34 	.word	0x08005c34
 8000a40:	ff00ffff 	.word	0xff00ffff

08000a44 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000a44:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000a46:	254d      	movs	r5, #77	; 0x4d
 8000a48:	5d43      	ldrb	r3, [r0, r5]
{
 8000a4a:	0004      	movs	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d006      	beq.n	8000a5e <ASPEP_HWDataReceivedIT+0x1a>
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d103      	bne.n	8000a5c <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000a54:	2200      	movs	r2, #0
 8000a56:	5542      	strb	r2, [r0, r5]
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000a58:	3249      	adds	r2, #73	; 0x49
 8000a5a:	5483      	strb	r3, [r0, r2]
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000a5c:	bd70      	pop	{r4, r5, r6, pc}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000a5e:	4b1f      	ldr	r3, [pc, #124]	; (8000adc <ASPEP_HWDataReceivedIT+0x98>)
 8000a60:	7f01      	ldrb	r1, [r0, #28]
 8000a62:	69c2      	ldr	r2, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000a64:	5c59      	ldrb	r1, [r3, r1]
 8000a66:	0a10      	lsrs	r0, r2, #8
 8000a68:	4041      	eors	r1, r0
 8000a6a:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000a6c:	5c59      	ldrb	r1, [r3, r1]
 8000a6e:	0c10      	lsrs	r0, r2, #16
 8000a70:	4041      	eors	r1, r0
 8000a72:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000a74:	5c59      	ldrb	r1, [r3, r1]
 8000a76:	0e12      	lsrs	r2, r2, #24
 8000a78:	404a      	eors	r2, r1
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000a7a:	5c9b      	ldrb	r3, [r3, r2]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d10b      	bne.n	8000a98 <ASPEP_HWDataReceivedIT+0x54>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000a80:	7f22      	ldrb	r2, [r4, #28]
 8000a82:	330f      	adds	r3, #15
 8000a84:	4013      	ands	r3, r2
 8000a86:	6523      	str	r3, [r4, #80]	; 0x50
          switch (pHandle->rxPacketType)
 8000a88:	2b06      	cmp	r3, #6
 8000a8a:	d809      	bhi.n	8000aa0 <ASPEP_HWDataReceivedIT+0x5c>
 8000a8c:	2b04      	cmp	r3, #4
 8000a8e:	d81d      	bhi.n	8000acc <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000a90:	234a      	movs	r3, #74	; 0x4a
 8000a92:	2201      	movs	r2, #1
 8000a94:	54e2      	strb	r2, [r4, r3]
              break;
 8000a96:	e7e1      	b.n	8000a5c <ASPEP_HWDataReceivedIT+0x18>
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000a98:	234a      	movs	r3, #74	; 0x4a
 8000a9a:	2204      	movs	r2, #4
 8000a9c:	54e2      	strb	r2, [r4, r3]
 8000a9e:	e7dd      	b.n	8000a5c <ASPEP_HWDataReceivedIT+0x18>
 8000aa0:	2b09      	cmp	r3, #9
 8000aa2:	d1f5      	bne.n	8000a90 <ASPEP_HWDataReceivedIT+0x4c>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000aa4:	8ba2      	ldrh	r2, [r4, #28]
 8000aa6:	333b      	adds	r3, #59	; 0x3b
 8000aa8:	0912      	lsrs	r2, r2, #4
 8000aaa:	52e2      	strh	r2, [r4, r3]
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000aac:	d00e      	beq.n	8000acc <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000aae:	2346      	movs	r3, #70	; 0x46
 8000ab0:	5ae3      	ldrh	r3, [r4, r3]
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d30e      	bcc.n	8000ad4 <ASPEP_HWDataReceivedIT+0x90>
                                        (pHandle->rxLength + ((uint16_t)ASPEP_DATACRC_SIZE * (uint16_t)pHandle->Capabilities.DATA_CRC)));
 8000ab6:	2354      	movs	r3, #84	; 0x54
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000ab8:	5ce3      	ldrb	r3, [r4, r3]
 8000aba:	69a1      	ldr	r1, [r4, #24]
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	18d2      	adds	r2, r2, r3
 8000ac0:	6960      	ldr	r0, [r4, #20]
 8000ac2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000ac4:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	5563      	strb	r3, [r4, r5]
 8000aca:	e7c7      	b.n	8000a5c <ASPEP_HWDataReceivedIT+0x18>
              pHandle->NewPacketAvailable = true;
 8000acc:	2349      	movs	r3, #73	; 0x49
 8000ace:	2201      	movs	r2, #1
 8000ad0:	54e2      	strb	r2, [r4, r3]
              break;
 8000ad2:	e7c3      	b.n	8000a5c <ASPEP_HWDataReceivedIT+0x18>
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000ad4:	234a      	movs	r3, #74	; 0x4a
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	54e2      	strb	r2, [r4, r3]
 8000ada:	e7bf      	b.n	8000a5c <ASPEP_HWDataReceivedIT+0x18>
 8000adc:	08005c44 	.word	0x08005c44

08000ae0 <ASPEP_HWDMAReset>:
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000ae0:	224d      	movs	r2, #77	; 0x4d
 8000ae2:	2100      	movs	r1, #0
{
 8000ae4:	b510      	push	{r4, lr}
 8000ae6:	0003      	movs	r3, r0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000ae8:	5481      	strb	r1, [r0, r2]
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000aea:	0001      	movs	r1, r0
 8000aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000aee:	6940      	ldr	r0, [r0, #20]
 8000af0:	311c      	adds	r1, #28
 8000af2:	3a49      	subs	r2, #73	; 0x49
 8000af4:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000af6:	bd10      	pop	{r4, pc}

08000af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af8:	b530      	push	{r4, r5, lr}
 8000afa:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afc:	2224      	movs	r2, #36	; 0x24
 8000afe:	2100      	movs	r1, #0
 8000b00:	a809      	add	r0, sp, #36	; 0x24
 8000b02:	f005 f855 	bl	8005bb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b06:	2210      	movs	r2, #16
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4668      	mov	r0, sp
 8000b0c:	f005 f850 	bl	8005bb0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b10:	2210      	movs	r2, #16
 8000b12:	2100      	movs	r1, #0
 8000b14:	a804      	add	r0, sp, #16
 8000b16:	f005 f84b 	bl	8005bb0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000b1a:	2312      	movs	r3, #18
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1c:	2510      	movs	r5, #16
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b1e:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b20:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000b22:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b24:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b26:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000b28:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b2a:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b2c:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b30:	9212      	str	r2, [sp, #72]	; 0x48
 8000b32:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b34:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000b36:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b38:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3a:	f002 fa95 	bl	8003068 <HAL_RCC_OscConfig>
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b42:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <SystemClock_Config+0x4c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b46:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b48:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b4a:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b50:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b52:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b54:	f002 fce2 	bl	800351c <HAL_RCC_ClockConfig>
 8000b58:	2800      	cmp	r0, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0x68>
 8000b5c:	b672      	cpsid	i
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <SystemClock_Config+0x66>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000b60:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b62:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b64:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b66:	f002 fdc9 	bl	80036fc <HAL_RCCEx_PeriphCLKConfig>
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d001      	beq.n	8000b72 <SystemClock_Config+0x7a>
 8000b6e:	b672      	cpsid	i
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <SystemClock_Config+0x78>
}
 8000b72:	b015      	add	sp, #84	; 0x54
 8000b74:	bd30      	pop	{r4, r5, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)

08000b78 <main>:
{
 8000b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7a:	46c6      	mov	lr, r8
 8000b7c:	b500      	push	{lr}
 8000b7e:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8000b80:	f001 ff7e 	bl	8002a80 <HAL_Init>
  SystemClock_Config();
 8000b84:	f7ff ffb8 	bl	8000af8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	2214      	movs	r2, #20
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	a80e      	add	r0, sp, #56	; 0x38
 8000b8e:	f005 f80f 	bl	8005bb0 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b92:	2280      	movs	r2, #128	; 0x80
 8000b94:	4cc6      	ldr	r4, [pc, #792]	; (8000eb0 <main+0x338>)
 8000b96:	03d2      	lsls	r2, r2, #15
 8000b98:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8000b9a:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	6163      	str	r3, [r4, #20]
 8000ba0:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8000ba2:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ba4:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba6:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ba8:	9302      	str	r3, [sp, #8]
 8000baa:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	6963      	ldr	r3, [r4, #20]
 8000bae:	0292      	lsls	r2, r2, #10
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	6163      	str	r3, [r4, #20]
 8000bb4:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8000bb6:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bba:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbc:	9303      	str	r3, [sp, #12]
 8000bbe:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc0:	6963      	ldr	r3, [r4, #20]
 8000bc2:	02d2      	lsls	r2, r2, #11
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	6163      	str	r3, [r4, #20]
 8000bc8:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000bca:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bcc:	4013      	ands	r3, r2
 8000bce:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd2:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8000bd4:	f002 fa42 	bl	800305c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	2090      	movs	r0, #144	; 0x90
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	0019      	movs	r1, r3
 8000be0:	2201      	movs	r2, #1
 8000be2:	05c0      	lsls	r0, r0, #23
 8000be4:	4698      	mov	r8, r3
 8000be6:	f002 fa39 	bl	800305c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OCTH_STBY2_GPIO_Port, OCTH_STBY2_Pin, GPIO_PIN_SET);
 8000bea:	2201      	movs	r2, #1
 8000bec:	2140      	movs	r1, #64	; 0x40
 8000bee:	48b1      	ldr	r0, [pc, #708]	; (8000eb4 <main+0x33c>)
 8000bf0:	f002 fa34 	bl	800305c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OCTH_STBY1_GPIO_Port, OCTH_STBY1_Pin, GPIO_PIN_RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	48ae      	ldr	r0, [pc, #696]	; (8000eb4 <main+0x33c>)
 8000bfa:	f002 fa2f 	bl	800305c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bfe:	2384      	movs	r3, #132	; 0x84
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000c00:	48ac      	ldr	r0, [pc, #688]	; (8000eb4 <main+0x33c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c02:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000c04:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c06:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000c08:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c0a:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000c0c:	f002 f928 	bl	8002e60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_BEMF_DIVIDER_Pin|OC_SEL_Pin;
 8000c10:	2388      	movs	r3, #136	; 0x88
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c12:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2600      	movs	r6, #0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c16:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = M1_BEMF_DIVIDER_Pin|OC_SEL_Pin;
 8000c18:	011b      	lsls	r3, r3, #4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	a90e      	add	r1, sp, #56	; 0x38
 8000c1c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = M1_BEMF_DIVIDER_Pin|OC_SEL_Pin;
 8000c1e:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c20:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c22:	9710      	str	r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c26:	f002 f91b 	bl	8002e60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OCTH_STBY2_Pin|OCTH_STBY1_Pin;
 8000c2a:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c2c:	48a1      	ldr	r0, [pc, #644]	; (8000eb4 <main+0x33c>)
 8000c2e:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = OCTH_STBY2_Pin|OCTH_STBY1_Pin;
 8000c30:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c34:	9710      	str	r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c38:	f002 f912 	bl	8002e60 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c3c:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c3e:	220c      	movs	r2, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c40:	432b      	orrs	r3, r5
 8000c42:	6163      	str	r3, [r4, #20]
 8000c44:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c46:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c48:	402b      	ands	r3, r5
 8000c4a:	9301      	str	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c4c:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c4e:	9b01      	ldr	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c50:	f004 ffae 	bl	8005bb0 <memset>
  hadc.Instance = ADC1;
 8000c54:	4c98      	ldr	r4, [pc, #608]	; (8000eb8 <main+0x340>)
 8000c56:	4b99      	ldr	r3, [pc, #612]	; (8000ebc <main+0x344>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c58:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8000c5a:	6023      	str	r3, [r4, #0]
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000c5c:	2320      	movs	r3, #32
 8000c5e:	60e3      	str	r3, [r4, #12]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c60:	3b1c      	subs	r3, #28
 8000c62:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000c64:	4643      	mov	r3, r8
 8000c66:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c68:	2324      	movs	r3, #36	; 0x24
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000c6a:	61a6      	str	r6, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c6c:	6066      	str	r6, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000c6e:	60a6      	str	r6, [r4, #8]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000c70:	6125      	str	r5, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000c72:	61e6      	str	r6, [r4, #28]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c74:	54e6      	strb	r6, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c76:	62a5      	str	r5, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c78:	f001 ff24 	bl	8002ac4 <HAL_ADC_Init>
 8000c7c:	2800      	cmp	r0, #0
 8000c7e:	d001      	beq.n	8000c84 <main+0x10c>
 8000c80:	b672      	cpsid	i
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <main+0x10a>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c84:	2380      	movs	r3, #128	; 0x80
 8000c86:	015b      	lsls	r3, r3, #5
 8000c88:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000c8a:	2303      	movs	r3, #3
  sConfig.Channel = ADC_CHANNEL_0;
 8000c8c:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c8e:	a90e      	add	r1, sp, #56	; 0x38
 8000c90:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000c92:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c94:	f001 ffbe 	bl	8002c14 <HAL_ADC_ConfigChannel>
 8000c98:	2800      	cmp	r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <main+0x128>
 8000c9c:	b672      	cpsid	i
  while (1)
 8000c9e:	e7fe      	b.n	8000c9e <main+0x126>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ca0:	0020      	movs	r0, r4
 8000ca2:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_1;
 8000ca4:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ca6:	f001 ffb5 	bl	8002c14 <HAL_ADC_ConfigChannel>
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d001      	beq.n	8000cb2 <main+0x13a>
 8000cae:	b672      	cpsid	i
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <main+0x138>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cb2:	0020      	movs	r0, r4
 8000cb4:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_2;
 8000cb6:	970e      	str	r7, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cb8:	f001 ffac 	bl	8002c14 <HAL_ADC_ConfigChannel>
 8000cbc:	2800      	cmp	r0, #0
 8000cbe:	d001      	beq.n	8000cc4 <main+0x14c>
 8000cc0:	b672      	cpsid	i
  while (1)
 8000cc2:	e7fe      	b.n	8000cc2 <main+0x14a>
  sConfig.Channel = ADC_CHANNEL_9;
 8000cc4:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cc6:	0020      	movs	r0, r4
 8000cc8:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_9;
 8000cca:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ccc:	f001 ffa2 	bl	8002c14 <HAL_ADC_ConfigChannel>
 8000cd0:	1e05      	subs	r5, r0, #0
 8000cd2:	d001      	beq.n	8000cd8 <main+0x160>
 8000cd4:	b672      	cpsid	i
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <main+0x15e>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd8:	0001      	movs	r1, r0
 8000cda:	2208      	movs	r2, #8
 8000cdc:	a805      	add	r0, sp, #20
 8000cde:	f004 ff67 	bl	8005bb0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ce2:	221c      	movs	r2, #28
 8000ce4:	0029      	movs	r1, r5
 8000ce6:	a807      	add	r0, sp, #28
 8000ce8:	f004 ff62 	bl	8005bb0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000cec:	2220      	movs	r2, #32
 8000cee:	0029      	movs	r1, r5
 8000cf0:	a80e      	add	r0, sp, #56	; 0x38
 8000cf2:	f004 ff5d 	bl	8005bb0 <memset>
  htim1.Instance = TIM1;
 8000cf6:	4c72      	ldr	r4, [pc, #456]	; (8000ec0 <main+0x348>)
 8000cf8:	4b72      	ldr	r3, [pc, #456]	; (8000ec4 <main+0x34c>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000cfa:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 8000cfc:	6023      	str	r3, [r4, #0]
  htim1.Init.Period = (PWM_PERIOD_CYCLES);
 8000cfe:	4b72      	ldr	r3, [pc, #456]	; (8000ec8 <main+0x350>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000d00:	6065      	str	r5, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d02:	60a5      	str	r5, [r4, #8]
  htim1.Init.Period = (PWM_PERIOD_CYCLES);
 8000d04:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d06:	6125      	str	r5, [r4, #16]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000d08:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d0a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d0c:	f002 fe0c 	bl	8003928 <HAL_TIM_PWM_Init>
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d001      	beq.n	8000d18 <main+0x1a0>
 8000d14:	b672      	cpsid	i
  while (1)
 8000d16:	e7fe      	b.n	8000d16 <main+0x19e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000d18:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d1a:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000d1c:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d1e:	a905      	add	r1, sp, #20
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000d20:	3310      	adds	r3, #16
 8000d22:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d24:	f003 f850 	bl	8003dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d28:	1e02      	subs	r2, r0, #0
 8000d2a:	d001      	beq.n	8000d30 <main+0x1b8>
 8000d2c:	b672      	cpsid	i
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <main+0x1b6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d30:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8000d32:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d34:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d36:	900a      	str	r0, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d38:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d3a:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d3c:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d3e:	a907      	add	r1, sp, #28
 8000d40:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d42:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d44:	f002 fe68 	bl	8003a18 <HAL_TIM_PWM_ConfigChannel>
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	d001      	beq.n	8000d50 <main+0x1d8>
 8000d4c:	b672      	cpsid	i
  while (1)
 8000d4e:	e7fe      	b.n	8000d4e <main+0x1d6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d50:	2204      	movs	r2, #4
 8000d52:	0020      	movs	r0, r4
 8000d54:	a907      	add	r1, sp, #28
 8000d56:	f002 fe5f 	bl	8003a18 <HAL_TIM_PWM_ConfigChannel>
 8000d5a:	2800      	cmp	r0, #0
 8000d5c:	d001      	beq.n	8000d62 <main+0x1ea>
 8000d5e:	b672      	cpsid	i
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <main+0x1e8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d62:	2208      	movs	r2, #8
 8000d64:	0020      	movs	r0, r4
 8000d66:	a907      	add	r1, sp, #28
 8000d68:	f002 fe56 	bl	8003a18 <HAL_TIM_PWM_ConfigChannel>
 8000d6c:	2800      	cmp	r0, #0
 8000d6e:	d001      	beq.n	8000d74 <main+0x1fc>
 8000d70:	b672      	cpsid	i
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <main+0x1fa>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d74:	220c      	movs	r2, #12
 8000d76:	0020      	movs	r0, r4
 8000d78:	a907      	add	r1, sp, #28
 8000d7a:	f002 fe4d 	bl	8003a18 <HAL_TIM_PWM_ConfigChannel>
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	d001      	beq.n	8000d86 <main+0x20e>
 8000d82:	b672      	cpsid	i
  while (1)
 8000d84:	e7fe      	b.n	8000d84 <main+0x20c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000d86:	2380      	movs	r3, #128	; 0x80
 8000d88:	011b      	lsls	r3, r3, #4
 8000d8a:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	00db      	lsls	r3, r3, #3
 8000d90:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000d92:	2328      	movs	r3, #40	; 0x28
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000d94:	2780      	movs	r7, #128	; 0x80
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000d96:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d98:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d9a:	9010      	str	r0, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d9c:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d9e:	9015      	str	r0, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000da0:	017f      	lsls	r7, r7, #5
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000da2:	0020      	movs	r0, r4
 8000da4:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000da6:	9712      	str	r7, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000da8:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000daa:	f003 f83b 	bl	8003e24 <HAL_TIMEx_ConfigBreakDeadTime>
 8000dae:	1e05      	subs	r5, r0, #0
 8000db0:	d001      	beq.n	8000db6 <main+0x23e>
 8000db2:	b672      	cpsid	i
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <main+0x23c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000db6:	2610      	movs	r6, #16
  HAL_TIM_MspPostInit(&htim1);
 8000db8:	0020      	movs	r0, r4
 8000dba:	f001 fc1f 	bl	80025fc <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dbe:	0032      	movs	r2, r6
 8000dc0:	0029      	movs	r1, r5
 8000dc2:	a80e      	add	r0, sp, #56	; 0x38
 8000dc4:	f004 fef4 	bl	8005bb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc8:	2208      	movs	r2, #8
 8000dca:	0029      	movs	r1, r5
 8000dcc:	a807      	add	r0, sp, #28
 8000dce:	f004 feef 	bl	8005bb0 <memset>
  htim2.Instance = TIM2;
 8000dd2:	2380      	movs	r3, #128	; 0x80
 8000dd4:	4c3d      	ldr	r4, [pc, #244]	; (8000ecc <main+0x354>)
 8000dd6:	05db      	lsls	r3, r3, #23
 8000dd8:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = LF_TIMER_PSC;
 8000dda:	2364      	movs	r3, #100	; 0x64
 8000ddc:	6063      	str	r3, [r4, #4]
  htim2.Init.Period = LF_TIMER_ARR;
 8000dde:	4b3c      	ldr	r3, [pc, #240]	; (8000ed0 <main+0x358>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000de0:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de2:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = LF_TIMER_ARR;
 8000de4:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de6:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de8:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dea:	f002 fd25 	bl	8003838 <HAL_TIM_Base_Init>
 8000dee:	2800      	cmp	r0, #0
 8000df0:	d001      	beq.n	8000df6 <main+0x27e>
 8000df2:	b672      	cpsid	i
  while (1)
 8000df4:	e7fe      	b.n	8000df4 <main+0x27c>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000df6:	0020      	movs	r0, r4
 8000df8:	a90e      	add	r1, sp, #56	; 0x38
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dfa:	970e      	str	r7, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dfc:	f002 ff2c 	bl	8003c58 <HAL_TIM_ConfigClockSource>
 8000e00:	2800      	cmp	r0, #0
 8000e02:	d001      	beq.n	8000e08 <main+0x290>
 8000e04:	b672      	cpsid	i
  while (1)
 8000e06:	e7fe      	b.n	8000e06 <main+0x28e>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000e08:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e0a:	0020      	movs	r0, r4
 8000e0c:	a907      	add	r1, sp, #28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000e0e:	9607      	str	r6, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000e10:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e12:	f002 ffd9 	bl	8003dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e16:	1e02      	subs	r2, r0, #0
 8000e18:	d001      	beq.n	8000e1e <main+0x2a6>
 8000e1a:	b672      	cpsid	i
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <main+0x2a4>
  huart1.Instance = USART1;
 8000e1e:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <main+0x35c>)
 8000e20:	492d      	ldr	r1, [pc, #180]	; (8000ed8 <main+0x360>)
 8000e22:	0018      	movs	r0, r3
 8000e24:	6019      	str	r1, [r3, #0]
  huart1.Init.BaudRate = 1843200;
 8000e26:	23e1      	movs	r3, #225	; 0xe1
 8000e28:	035b      	lsls	r3, r3, #13
 8000e2a:	6043      	str	r3, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e2e:	6082      	str	r2, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e30:	60c2      	str	r2, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e32:	6102      	str	r2, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e34:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e36:	6182      	str	r2, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	61c2      	str	r2, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3a:	6202      	str	r2, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e3c:	6242      	str	r2, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e3e:	f003 f9d9 	bl	80041f4 <HAL_UART_Init>
 8000e42:	1e04      	subs	r4, r0, #0
 8000e44:	d001      	beq.n	8000e4a <main+0x2d2>
 8000e46:	b672      	cpsid	i
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <main+0x2d0>
  MX_MotorControl_Init();
 8000e4a:	f000 fe6b 	bl	8001b24 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000e4e:	0022      	movs	r2, r4
 8000e50:	2103      	movs	r1, #3
 8000e52:	201b      	movs	r0, #27
 8000e54:	f001 ff72 	bl	8002d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e58:	201b      	movs	r0, #27
 8000e5a:	f001 ffa1 	bl	8002da0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000e5e:	0022      	movs	r2, r4
 8000e60:	2101      	movs	r1, #1
 8000e62:	2009      	movs	r0, #9
 8000e64:	f001 ff6a 	bl	8002d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e68:	2009      	movs	r0, #9
 8000e6a:	f001 ff99 	bl	8002da0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8000e6e:	0022      	movs	r2, r4
 8000e70:	2103      	movs	r1, #3
 8000e72:	200a      	movs	r0, #10
 8000e74:	f001 ff62 	bl	8002d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000e78:	200a      	movs	r0, #10
 8000e7a:	f001 ff91 	bl	8002da0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8000e7e:	0022      	movs	r2, r4
 8000e80:	2102      	movs	r1, #2
 8000e82:	200f      	movs	r0, #15
 8000e84:	f001 ff5a 	bl	8002d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e88:	200f      	movs	r0, #15
 8000e8a:	f001 ff89 	bl	8002da0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000e8e:	0022      	movs	r2, r4
 8000e90:	0021      	movs	r1, r4
 8000e92:	200d      	movs	r0, #13
 8000e94:	f001 ff52 	bl	8002d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000e98:	200d      	movs	r0, #13
 8000e9a:	f001 ff81 	bl	8002da0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8000e9e:	2005      	movs	r0, #5
 8000ea0:	0022      	movs	r2, r4
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	f001 ff4a 	bl	8002d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000ea8:	2005      	movs	r0, #5
 8000eaa:	f001 ff79 	bl	8002da0 <HAL_NVIC_EnableIRQ>
  while (1)
 8000eae:	e7fe      	b.n	8000eae <main+0x336>
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	48001400 	.word	0x48001400
 8000eb8:	20000330 	.word	0x20000330
 8000ebc:	40012400 	.word	0x40012400
 8000ec0:	2000043c 	.word	0x2000043c
 8000ec4:	40012c00 	.word	0x40012c00
 8000ec8:	00000bb8 	.word	0x00000bb8
 8000ecc:	20000484 	.word	0x20000484
 8000ed0:	0000fffe 	.word	0x0000fffe
 8000ed4:	200004cc 	.word	0x200004cc
 8000ed8:	40013800 	.word	0x40013800

08000edc <Error_Handler>:
 8000edc:	b672      	cpsid	i
  while (1)
 8000ede:	e7fe      	b.n	8000ede <Error_Handler+0x2>

08000ee0 <MC_StartMotor1>:
  * Note also that if the startup sequence fails the #RUN state may never be reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
 8000ee0:	b510      	push	{r4, lr}
  return (MCI_StartMotor(pMCI[M1]));
 8000ee2:	4b02      	ldr	r3, [pc, #8]	; (8000eec <MC_StartMotor1+0xc>)
 8000ee4:	6818      	ldr	r0, [r3, #0]
 8000ee6:	f000 f861 	bl	8000fac <MCI_StartMotor>
}
 8000eea:	bd10      	pop	{r4, pc}
 8000eec:	200006ac 	.word	0x200006ac

08000ef0 <MC_StopMotor1>:
  * machine and check if the #IDLE state has been reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
 8000ef0:	b510      	push	{r4, lr}
  return (MCI_StopMotor(pMCI[M1]));
 8000ef2:	4b02      	ldr	r3, [pc, #8]	; (8000efc <MC_StopMotor1+0xc>)
 8000ef4:	6818      	ldr	r0, [r3, #0]
 8000ef6:	f000 f871 	bl	8000fdc <MCI_StopMotor>
}
 8000efa:	bd10      	pop	{r4, pc}
 8000efc:	200006ac 	.word	0x200006ac

08000f00 <MC_GetSTMStateMotor1>:

/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
 8000f00:	b510      	push	{r4, lr}
  return (MCI_GetSTMState(pMCI[M1]));
 8000f02:	4b02      	ldr	r3, [pc, #8]	; (8000f0c <MC_GetSTMStateMotor1+0xc>)
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	f000 f84b 	bl	8000fa0 <MCI_GetSTMState>
}
 8000f0a:	bd10      	pop	{r4, pc}
 8000f0c:	200006ac 	.word	0x200006ac

08000f10 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8000f10:	4770      	bx	lr
 8000f12:	46c0      	nop			; (mov r8, r8)

08000f14 <MC_APP_PostMediumFrequencyHook_M1>:
 8000f14:	4770      	bx	lr
 8000f16:	46c0      	nop			; (mov r8, r8)

08000f18 <MCI_Init>:
  else
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pSixStepVars = pSixStepVars;
    pHandle->pPWM = pPWMHandle;
 8000f18:	6083      	str	r3, [r0, #8]

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000f1a:	2300      	movs	r3, #0
    pHandle->pSTC = pSTC;
 8000f1c:	6001      	str	r1, [r0, #0]
    pHandle->pSixStepVars = pSixStepVars;
 8000f1e:	6042      	str	r2, [r0, #4]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000f20:	7303      	strb	r3, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8000f22:	81c3      	strh	r3, [r0, #14]
    pHandle->hFinalTorque = 0;
 8000f24:	6103      	str	r3, [r0, #16]
    pHandle->hDurationms = 0;
    pHandle->CommandState = MCI_BUFFER_EMPTY;
    pHandle->DirectCommand = MCI_NO_COMMAND;
 8000f26:	6143      	str	r3, [r0, #20]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
    pHandle->PastFaults = MC_NO_FAULTS;
 8000f28:	8303      	strh	r3, [r0, #24]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8000f2a:	7683      	strb	r3, [r0, #26]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000f2c:	4770      	bx	lr
 8000f2e:	46c0      	nop			; (mov r8, r8)

08000f30 <MCI_ExecSpeedRamp>:
  * function.
  *
  * @sa MCI_ExecSpeedRamp_F
  */
__weak void MCI_ExecSpeedRamp(MCI_Handle_t *pHandle, int16_t hFinalSpeed, uint16_t hDurationms)
{
 8000f30:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    if ((hFinalSpeed * pHandle->hFinalSpeed) >= 0)
 8000f32:	240e      	movs	r4, #14
 8000f34:	5f03      	ldrsh	r3, [r0, r4]
 8000f36:	434b      	muls	r3, r1
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	db06      	blt.n	8000f4a <MCI_ExecSpeedRamp+0x1a>
    {
      pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	7303      	strb	r3, [r0, #12]
      pHandle->hFinalSpeed = hFinalSpeed;
      pHandle->hDurationms = hDurationms;
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000f40:	4b03      	ldr	r3, [pc, #12]	; (8000f50 <MCI_ExecSpeedRamp+0x20>)
      pHandle->hFinalSpeed = hFinalSpeed;
 8000f42:	81c1      	strh	r1, [r0, #14]
      pHandle->hDurationms = hDurationms;
 8000f44:	8242      	strh	r2, [r0, #18]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000f46:	8343      	strh	r3, [r0, #26]
      pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000f48:	bd10      	pop	{r4, pc}
      pHandle->DirectCommand = MCI_STOP;
 8000f4a:	2305      	movs	r3, #5
 8000f4c:	7503      	strb	r3, [r0, #20]
      pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
 8000f4e:	e7f7      	b.n	8000f40 <MCI_ExecSpeedRamp+0x10>
 8000f50:	00000301 	.word	0x00000301

08000f54 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8000f54:	8ac3      	ldrh	r3, [r0, #22]
 8000f56:	430b      	orrs	r3, r1
 8000f58:	4393      	bics	r3, r2
 8000f5a:	82c3      	strh	r3, [r0, #22]
    pHandle->PastFaults |= hSetErrors;
 8000f5c:	8b03      	ldrh	r3, [r0, #24]
 8000f5e:	4319      	orrs	r1, r3
 8000f60:	8301      	strh	r1, [r0, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000f62:	4770      	bx	lr

08000f64 <MCI_ExecBufferedCommands>:
  *         and eventually to execute the buffered command if the condition
  *         occurs.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_ExecBufferedCommands(MCI_Handle_t *pHandle)
{
 8000f64:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000f66:	7e83      	ldrb	r3, [r0, #26]
{
 8000f68:	0004      	movs	r4, r0
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d000      	beq.n	8000f70 <MCI_ExecBufferedCommands+0xc>
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000f6e:	bd10      	pop	{r4, pc}
      switch (pHandle->lastCommand)
 8000f70:	7b03      	ldrb	r3, [r0, #12]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d002      	beq.n	8000f7c <MCI_ExecBufferedCommands+0x18>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8000f76:	2303      	movs	r3, #3
 8000f78:	76a3      	strb	r3, [r4, #26]
}
 8000f7a:	e7f8      	b.n	8000f6e <MCI_ExecBufferedCommands+0xa>
          pHandle->pSixStepVars->bDriveInput = INTERNAL;
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	6843      	ldr	r3, [r0, #4]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8000f80:	2103      	movs	r1, #3
          pHandle->pSixStepVars->bDriveInput = INTERNAL;
 8000f82:	711a      	strb	r2, [r3, #4]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8000f84:	6800      	ldr	r0, [r0, #0]
 8000f86:	f004 fc15 	bl	80057b4 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8000f8a:	8a62      	ldrh	r2, [r4, #18]
 8000f8c:	230e      	movs	r3, #14
 8000f8e:	5ee1      	ldrsh	r1, [r4, r3]
 8000f90:	6820      	ldr	r0, [r4, #0]
 8000f92:	f004 fc15 	bl	80057c0 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8000f96:	2800      	cmp	r0, #0
 8000f98:	d0ed      	beq.n	8000f76 <MCI_ExecBufferedCommands+0x12>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	76a3      	strb	r3, [r4, #26]
 8000f9e:	e7e6      	b.n	8000f6e <MCI_ExecBufferedCommands+0xa>

08000fa0 <MCI_GetSTMState>:
__weak MCI_State_t MCI_GetSTMState(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
 8000fa0:	7d40      	ldrb	r0, [r0, #21]
#endif
}
 8000fa2:	4770      	bx	lr

08000fa4 <MCI_GetOccurredFaults>:
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
 8000fa4:	8b00      	ldrh	r0, [r0, #24]
#endif
}
 8000fa6:	4770      	bx	lr

08000fa8 <MCI_GetCurrentFaults>:
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
 8000fa8:	8ac0      	ldrh	r0, [r0, #22]
#endif
}
 8000faa:	4770      	bx	lr

08000fac <MCI_StartMotor>:
{
 8000fac:	b510      	push	{r4, lr}
 8000fae:	0004      	movs	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8000fb0:	f7ff fff6 	bl	8000fa0 <MCI_GetSTMState>
 8000fb4:	2800      	cmp	r0, #0
 8000fb6:	d001      	beq.n	8000fbc <MCI_StartMotor+0x10>
  bool retVal = false;
 8000fb8:	2000      	movs	r0, #0
}
 8000fba:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000fbc:	0020      	movs	r0, r4
 8000fbe:	f7ff fff1 	bl	8000fa4 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	d1f8      	bne.n	8000fb8 <MCI_StartMotor+0xc>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8000fc6:	0020      	movs	r0, r4
 8000fc8:	f7ff ffee 	bl	8000fa8 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000fcc:	2800      	cmp	r0, #0
 8000fce:	d1f3      	bne.n	8000fb8 <MCI_StartMotor+0xc>
      pHandle->DirectCommand = MCI_START;
 8000fd0:	2301      	movs	r3, #1
      retVal = true;
 8000fd2:	3001      	adds	r0, #1
      pHandle->DirectCommand = MCI_START;
 8000fd4:	7523      	strb	r3, [r4, #20]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000fd6:	76a3      	strb	r3, [r4, #26]
      retVal = true;
 8000fd8:	e7ef      	b.n	8000fba <MCI_StartMotor+0xe>
 8000fda:	46c0      	nop			; (mov r8, r8)

08000fdc <MCI_StopMotor>:
{
 8000fdc:	b570      	push	{r4, r5, r6, lr}
 8000fde:	0004      	movs	r4, r0
    State = MCI_GetSTMState(pHandle);
 8000fe0:	f7ff ffde 	bl	8000fa0 <MCI_GetSTMState>
      status = false;
 8000fe4:	2500      	movs	r5, #0
    if ((IDLE == State) || (ICLWAIT == State))
 8000fe6:	2800      	cmp	r0, #0
 8000fe8:	d004      	beq.n	8000ff4 <MCI_StopMotor+0x18>
 8000fea:	0003      	movs	r3, r0
 8000fec:	3b0c      	subs	r3, #12
 8000fee:	1e5a      	subs	r2, r3, #1
 8000ff0:	4193      	sbcs	r3, r2
 8000ff2:	b2dd      	uxtb	r5, r3
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000ff4:	0020      	movs	r0, r4
 8000ff6:	f7ff ffd5 	bl	8000fa4 <MCI_GetOccurredFaults>
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	d002      	beq.n	8001004 <MCI_StopMotor+0x28>
  bool retVal = false;
 8000ffe:	2500      	movs	r5, #0
}
 8001000:	0028      	movs	r0, r5
 8001002:	bd70      	pop	{r4, r5, r6, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001004:	0020      	movs	r0, r4
 8001006:	f7ff ffcf 	bl	8000fa8 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800100a:	2800      	cmp	r0, #0
 800100c:	d1f7      	bne.n	8000ffe <MCI_StopMotor+0x22>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 800100e:	2d00      	cmp	r5, #0
 8001010:	d0f5      	beq.n	8000ffe <MCI_StopMotor+0x22>
      pHandle->DirectCommand = MCI_STOP;
 8001012:	2305      	movs	r3, #5
 8001014:	7523      	strb	r3, [r4, #20]
      retVal = true;
 8001016:	e7f3      	b.n	8001000 <MCI_StopMotor+0x24>

08001018 <MCI_FaultAcknowledged>:
{
 8001018:	b510      	push	{r4, lr}
 800101a:	0004      	movs	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 800101c:	f7ff ffc0 	bl	8000fa0 <MCI_GetSTMState>
 8001020:	280b      	cmp	r0, #11
 8001022:	d001      	beq.n	8001028 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 8001024:	2000      	movs	r0, #0
}
 8001026:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001028:	0020      	movs	r0, r4
 800102a:	f7ff ffbd 	bl	8000fa8 <MCI_GetCurrentFaults>
 800102e:	2800      	cmp	r0, #0
 8001030:	d1f8      	bne.n	8001024 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 8001032:	2302      	movs	r3, #2
      pHandle->PastFaults = MC_NO_FAULTS;
 8001034:	8320      	strh	r0, [r4, #24]
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 8001036:	7523      	strb	r3, [r4, #20]
      reVal = true;
 8001038:	3001      	adds	r0, #1
 800103a:	e7f4      	b.n	8001026 <MCI_FaultAcknowledged+0xe>

0800103c <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 800103c:	8b03      	ldrh	r3, [r0, #24]
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 800103e:	8ac0      	ldrh	r0, [r0, #22]
 8001040:	0400      	lsls	r0, r0, #16
 8001042:	4318      	orrs	r0, r3
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8001044:	4770      	bx	lr
 8001046:	46c0      	nop			; (mov r8, r8)

08001048 <MCI_GetControlMode>:
__weak MC_ControlMode_t MCI_GetControlMode(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
 8001048:	7ec0      	ldrb	r0, [r0, #27]
#endif
}
 800104a:	4770      	bx	lr

0800104c <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 800104c:	7b02      	ldrb	r2, [r0, #12]
{
 800104e:	0003      	movs	r3, r0
  int16_t retVal = 1;
 8001050:	2001      	movs	r0, #1
    switch (pHandle->lastCommand)
 8001052:	2a01      	cmp	r2, #1
 8001054:	d106      	bne.n	8001064 <MCI_GetImposedMotorDirection+0x18>
    {
      case MCI_CMD_EXECSPEEDRAMP:
      {
        if (pHandle->hFinalSpeed < 0)
 8001056:	200e      	movs	r0, #14
 8001058:	5e18      	ldrsh	r0, [r3, r0]
        {
          retVal = -1;
 800105a:	2302      	movs	r3, #2
 800105c:	43c0      	mvns	r0, r0
 800105e:	17c0      	asrs	r0, r0, #31
 8001060:	4018      	ands	r0, r3
 8001062:	3801      	subs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 8001064:	4770      	bx	lr
 8001066:	46c0      	nop			; (mov r8, r8)

08001068 <MCI_GetLastRampFinalSpeed>:
  {
    retVal = pHandle->hFinalSpeed;
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
 8001068:	230e      	movs	r3, #14
 800106a:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 800106c:	4770      	bx	lr
 800106e:	46c0      	nop			; (mov r8, r8)

08001070 <MCI_GetLastRampFinalDuration>:
  {
    retVal = pHandle->hDurationms;
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
 8001070:	8a40      	ldrh	r0, [r0, #18]
#endif
}
 8001072:	4770      	bx	lr

08001074 <MCI_StopRamp>:
/**
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp(MCI_Handle_t *pHandle)
{
 8001074:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001076:	6800      	ldr	r0, [r0, #0]
 8001078:	f004 fbe6 	bl	8005848 <STC_StopRamp>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800107c:	bd10      	pop	{r4, pc}
 800107e:	46c0      	nop			; (mov r8, r8)

08001080 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001080:	b510      	push	{r4, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8001082:	6800      	ldr	r0, [r0, #0]
 8001084:	f004 fb6e 	bl	8005764 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001088:	f004 fc3e 	bl	8005908 <SPD_GetAvrgMecSpeedUnit>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (temp_speed);
}
 800108c:	bd10      	pop	{r4, pc}
 800108e:	46c0      	nop			; (mov r8, r8)

08001090 <MCI_GetMecSpeedRefUnit>:
  *
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
 8001090:	b510      	push	{r4, lr}
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001092:	6800      	ldr	r0, [r0, #0]
 8001094:	f004 fb7c 	bl	8005790 <STC_GetMecSpeedRefUnit>
#endif
}
 8001098:	bd10      	pop	{r4, pc}
 800109a:	46c0      	nop			; (mov r8, r8)

0800109c <SixStep_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void SixStep_Clear(uint8_t bMotor)
{
 800109c:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN SixStep_Clear 0 */

  /* USER CODE END SixStep_Clear 0 */

  STC_Clear(pSTC[bMotor]);
 800109e:	4d0d      	ldr	r5, [pc, #52]	; (80010d4 <SixStep_Clear+0x38>)
 80010a0:	0086      	lsls	r6, r0, #2
{
 80010a2:	0004      	movs	r4, r0
  STC_Clear(pSTC[bMotor]);
 80010a4:	5970      	ldr	r0, [r6, r5]
 80010a6:	f004 fb63 	bl	8005770 <STC_Clear>
  SixStepVars[bMotor].DutyCycleRef = STC_GetDutyCycleRef(pSTC[bMotor]);
 80010aa:	5970      	ldr	r0, [r6, r5]
 80010ac:	f004 fb7c 	bl	80057a8 <STC_GetDutyCycleRef>
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <SixStep_Clear+0x3c>)
 80010b2:	00e4      	lsls	r4, r4, #3
 80010b4:	5318      	strh	r0, [r3, r4]
  BADC_Stop( &Bemf_ADC_M1 );
 80010b6:	4c09      	ldr	r4, [pc, #36]	; (80010dc <SixStep_Clear+0x40>)
 80010b8:	0020      	movs	r0, r4
 80010ba:	f003 fad3 	bl	8004664 <BADC_Stop>
  BADC_Clear( &Bemf_ADC_M1 );
 80010be:	0020      	movs	r0, r4
 80010c0:	f003 fa10 	bl	80044e4 <BADC_Clear>
  BADC_SpeedMeasureOff(&Bemf_ADC_M1);
 80010c4:	0020      	movs	r0, r4
 80010c6:	f003 faeb 	bl	80046a0 <BADC_SpeedMeasureOff>
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <SixStep_Clear+0x44>)
 80010cc:	58f0      	ldr	r0, [r6, r3]
 80010ce:	f003 fdf1 	bl	8004cb4 <PWMC_SwitchOffPWM>

  /* USER CODE BEGIN SixStep_Clear 1 */

  /* USER CODE END SixStep_Clear 1 */
}
 80010d2:	bd70      	pop	{r4, r5, r6, pc}
 80010d4:	20000278 	.word	0x20000278
 80010d8:	20000584 	.word	0x20000584
 80010dc:	20000000 	.word	0x20000000
 80010e0:	20000594 	.word	0x20000594

080010e4 <MCboot>:
{
 80010e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010e6:	46ce      	mov	lr, r9
 80010e8:	4647      	mov	r7, r8
 80010ea:	0004      	movs	r4, r0
 80010ec:	b580      	push	{r7, lr}
  if (MC_NULL == pMCIList)
 80010ee:	2800      	cmp	r0, #0
 80010f0:	d047      	beq.n	8001182 <MCboot+0x9e>
    bMCBootCompleted = (uint8_t )0;
 80010f2:	2300      	movs	r3, #0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80010f4:	4d25      	ldr	r5, [pc, #148]	; (800118c <MCboot+0xa8>)
 80010f6:	4826      	ldr	r0, [pc, #152]	; (8001190 <MCboot+0xac>)
    bMCBootCompleted = (uint8_t )0;
 80010f8:	4e26      	ldr	r6, [pc, #152]	; (8001194 <MCboot+0xb0>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80010fa:	6028      	str	r0, [r5, #0]
    bMCBootCompleted = (uint8_t )0;
 80010fc:	7033      	strb	r3, [r6, #0]
    SixPwm_Init(&PWM_Handle_M1);
 80010fe:	f003 fe5b 	bl	8004db8 <SixPwm_Init>
    ASPEP_start(&aspepOverUartA);
 8001102:	4825      	ldr	r0, [pc, #148]	; (8001198 <MCboot+0xb4>)
 8001104:	f7ff f9a0 	bl	8000448 <ASPEP_start>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001108:	4b24      	ldr	r3, [pc, #144]	; (800119c <MCboot+0xb8>)
 800110a:	0018      	movs	r0, r3
 800110c:	4698      	mov	r8, r3
 800110e:	f003 fd73 	bl	8004bf8 <PID_HandleInit>
    BADC_Init (&Bemf_ADC_M1);
 8001112:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <MCboot+0xbc>)
 8001114:	4699      	mov	r9, r3
 8001116:	0018      	movs	r0, r3
 8001118:	f003 f92e 	bl	8004378 <BADC_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &Bemf_ADC_M1._Super);
 800111c:	4f21      	ldr	r7, [pc, #132]	; (80011a4 <MCboot+0xc0>)
 800111e:	4641      	mov	r1, r8
 8001120:	464a      	mov	r2, r9
 8001122:	6838      	ldr	r0, [r7, #0]
 8001124:	f004 fb06 	bl	8005734 <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8001128:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <MCboot+0xc4>)
 800112a:	4698      	mov	r8, r3
 800112c:	0018      	movs	r0, r3
 800112e:	f004 fc31 	bl	8005994 <VSS_Init>
    RUC_Init(&RevUpControlM1,pSTC[M1],&VirtualSpeedSensorM1);
 8001132:	4642      	mov	r2, r8
 8001134:	6839      	ldr	r1, [r7, #0]
 8001136:	481d      	ldr	r0, [pc, #116]	; (80011ac <MCboot+0xc8>)
 8001138:	f004 fa18 	bl	800556c <RUC_Init>
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 800113c:	481c      	ldr	r0, [pc, #112]	; (80011b0 <MCboot+0xcc>)
 800113e:	f000 ff85 	bl	800204c <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8001142:	481c      	ldr	r0, [pc, #112]	; (80011b4 <MCboot+0xd0>)
 8001144:	f004 f9b4 	bl	80054b0 <RVBS_Init>
    NTC_Init(&TempSensor_M1);
 8001148:	481b      	ldr	r0, [pc, #108]	; (80011b8 <MCboot+0xd4>)
 800114a:	f003 fd39 	bl	8004bc0 <NTC_Init>
    SixStep_Clear(M1);
 800114e:	2000      	movs	r0, #0
 8001150:	f7ff ffa4 	bl	800109c <SixStep_Clear>
    SixStepVars[M1].bDriveInput = EXTERNAL;
 8001154:	2301      	movs	r3, #1
 8001156:	4a19      	ldr	r2, [pc, #100]	; (80011bc <MCboot+0xd8>)
 8001158:	4698      	mov	r8, r3
 800115a:	7113      	strb	r3, [r2, #4]
    MCI_Init(&Mci[M1], pSTC[M1], &SixStepVars[M1], pwmcHandle[M1] );
 800115c:	682b      	ldr	r3, [r5, #0]
 800115e:	4d18      	ldr	r5, [pc, #96]	; (80011c0 <MCboot+0xdc>)
 8001160:	6839      	ldr	r1, [r7, #0]
 8001162:	0028      	movs	r0, r5
 8001164:	f7ff fed8 	bl	8000f18 <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f004 fbb7 	bl	80058dc <STC_GetMecSpeedRefUnitDefault>
 800116e:	2200      	movs	r2, #0
 8001170:	0001      	movs	r1, r0
 8001172:	0028      	movs	r0, r5
 8001174:	f7ff fedc 	bl	8000f30 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 8001178:	6025      	str	r5, [r4, #0]
    MC_APP_BootHook();
 800117a:	f7ff fec9 	bl	8000f10 <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 800117e:	4643      	mov	r3, r8
 8001180:	7033      	strb	r3, [r6, #0]
}
 8001182:	bcc0      	pop	{r6, r7}
 8001184:	46b9      	mov	r9, r7
 8001186:	46b0      	mov	r8, r6
 8001188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	20000594 	.word	0x20000594
 8001190:	20000140 	.word	0x20000140
 8001194:	2000058c 	.word	0x2000058c
 8001198:	200002a8 	.word	0x200002a8
 800119c:	20000114 	.word	0x20000114
 80011a0:	20000000 	.word	0x20000000
 80011a4:	20000278 	.word	0x20000278
 80011a8:	20000240 	.word	0x20000240
 80011ac:	2000018c 	.word	0x2000018c
 80011b0:	20000230 	.word	0x20000230
 80011b4:	200000f8 	.word	0x200000f8
 80011b8:	20000214 	.word	0x20000214
 80011bc:	20000584 	.word	0x20000584
 80011c0:	20000554 	.word	0x20000554

080011c4 <SixStep_InitAdditionalMethods>:
__weak void SixStep_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 80011c4:	4770      	bx	lr
 80011c6:	46c0      	nop			; (mov r8, r8)

080011c8 <SixStep_CalcSpeedRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void SixStep_CalcSpeedRef(uint8_t bMotor)
{
 80011c8:	b570      	push	{r4, r5, r6, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(SixStepVars[bMotor].bDriveInput == INTERNAL)
 80011ca:	4d07      	ldr	r5, [pc, #28]	; (80011e8 <SixStep_CalcSpeedRef+0x20>)
 80011cc:	00c4      	lsls	r4, r0, #3
 80011ce:	192b      	adds	r3, r5, r4
 80011d0:	791b      	ldrb	r3, [r3, #4]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d000      	beq.n	80011d8 <SixStep_CalcSpeedRef+0x10>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80011d6:	bd70      	pop	{r4, r5, r6, pc}
    SixStepVars[bMotor].DutyCycleRef = STC_CalcSpeedReference(pSTC[bMotor]);
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <SixStep_CalcSpeedRef+0x24>)
 80011da:	0080      	lsls	r0, r0, #2
 80011dc:	58c0      	ldr	r0, [r0, r3]
 80011de:	f004 fb39 	bl	8005854 <STC_CalcSpeedReference>
 80011e2:	5328      	strh	r0, [r5, r4]
}
 80011e4:	e7f7      	b.n	80011d6 <SixStep_CalcSpeedRef+0xe>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	20000584 	.word	0x20000584
 80011ec:	20000278 	.word	0x20000278

080011f0 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80011f0:	4b01      	ldr	r3, [pc, #4]	; (80011f8 <TSK_SetChargeBootCapDelayM1+0x8>)
 80011f2:	8018      	strh	r0, [r3, #0]
}
 80011f4:	4770      	bx	lr
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	2000058e 	.word	0x2000058e

080011fc <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 80011fc:	4b02      	ldr	r3, [pc, #8]	; (8001208 <TSK_ChargeBootCapDelayHasElapsedM1+0xc>)
 80011fe:	8818      	ldrh	r0, [r3, #0]
 8001200:	4243      	negs	r3, r0
 8001202:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001204:	b2c0      	uxtb	r0, r0
}
 8001206:	4770      	bx	lr
 8001208:	2000058e 	.word	0x2000058e

0800120c <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 800120c:	4b01      	ldr	r3, [pc, #4]	; (8001214 <TSK_SetStopPermanencyTimeM1+0x8>)
 800120e:	8018      	strh	r0, [r3, #0]
}
 8001210:	4770      	bx	lr
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	20000592 	.word	0x20000592

08001218 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001218:	4b02      	ldr	r3, [pc, #8]	; (8001224 <TSK_StopPermanencyTimeHasElapsedM1+0xc>)
 800121a:	8818      	ldrh	r0, [r3, #0]
 800121c:	4243      	negs	r3, r0
 800121e:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001220:	b2c0      	uxtb	r0, r0
}
 8001222:	4770      	bx	lr
 8001224:	20000592 	.word	0x20000592

08001228 <TSK_MediumFrequencyTaskM1>:
  int16_t wAux = 0;
 8001228:	2300      	movs	r3, #0
{
 800122a:	b5f0      	push	{r4, r5, r6, r7, lr}
  (void)BADC_CalcAvrgMecSpeedUnit(&Bemf_ADC_M1, &wAux);
 800122c:	4d92      	ldr	r5, [pc, #584]	; (8001478 <TSK_MediumFrequencyTaskM1+0x250>)
{
 800122e:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001230:	a901      	add	r1, sp, #4
  (void)BADC_CalcAvrgMecSpeedUnit(&Bemf_ADC_M1, &wAux);
 8001232:	0028      	movs	r0, r5
  int16_t wAux = 0;
 8001234:	800b      	strh	r3, [r1, #0]
  (void)BADC_CalcAvrgMecSpeedUnit(&Bemf_ADC_M1, &wAux);
 8001236:	f003 fb21 	bl	800487c <BADC_CalcAvrgMecSpeedUnit>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800123a:	4c90      	ldr	r4, [pc, #576]	; (800147c <TSK_MediumFrequencyTaskM1+0x254>)
 800123c:	0020      	movs	r0, r4
 800123e:	f7ff feb3 	bl	8000fa8 <MCI_GetCurrentFaults>
 8001242:	2800      	cmp	r0, #0
 8001244:	d003      	beq.n	800124e <TSK_MediumFrequencyTaskM1+0x26>
    Mci[M1].State = FAULT_NOW;
 8001246:	230a      	movs	r3, #10
 8001248:	7563      	strb	r3, [r4, #21]
}
 800124a:	b003      	add	sp, #12
 800124c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 800124e:	0020      	movs	r0, r4
 8001250:	f7ff fea8 	bl	8000fa4 <MCI_GetOccurredFaults>
 8001254:	2800      	cmp	r0, #0
 8001256:	d106      	bne.n	8001266 <TSK_MediumFrequencyTaskM1+0x3e>
      switch (Mci[M1].State)
 8001258:	7d63      	ldrb	r3, [r4, #21]
 800125a:	2b13      	cmp	r3, #19
 800125c:	d8f5      	bhi.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
 800125e:	4a88      	ldr	r2, [pc, #544]	; (8001480 <TSK_MediumFrequencyTaskM1+0x258>)
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	58d3      	ldr	r3, [r2, r3]
 8001264:	469f      	mov	pc, r3
      Mci[M1].State = FAULT_OVER;
 8001266:	230b      	movs	r3, #11
 8001268:	7563      	strb	r3, [r4, #21]
 800126a:	e7ee      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800126c:	7d23      	ldrb	r3, [r4, #20]
 800126e:	2b05      	cmp	r3, #5
 8001270:	d100      	bne.n	8001274 <TSK_MediumFrequencyTaskM1+0x4c>
 8001272:	e0ae      	b.n	80013d2 <TSK_MediumFrequencyTaskM1+0x1aa>
            if (! RUC_Exec(&RevUpControlM1))
 8001274:	4883      	ldr	r0, [pc, #524]	; (8001484 <TSK_MediumFrequencyTaskM1+0x25c>)
 8001276:	f004 f9fd 	bl	8005674 <RUC_Exec>
 800127a:	2800      	cmp	r0, #0
 800127c:	d000      	beq.n	8001280 <TSK_MediumFrequencyTaskM1+0x58>
 800127e:	e0c6      	b.n	800140e <TSK_MediumFrequencyTaskM1+0x1e6>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001280:	2200      	movs	r2, #0
 8001282:	2110      	movs	r1, #16
 8001284:	0020      	movs	r0, r4
 8001286:	f7ff fe65 	bl	8000f54 <MCI_FaultProcessing>
 800128a:	e7de      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800128c:	7d23      	ldrb	r3, [r4, #20]
 800128e:	2b05      	cmp	r3, #5
 8001290:	d100      	bne.n	8001294 <TSK_MediumFrequencyTaskM1+0x6c>
 8001292:	e09e      	b.n	80013d2 <TSK_MediumFrequencyTaskM1+0x1aa>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001294:	f7ff ffb2 	bl	80011fc <TSK_ChargeBootCapDelayHasElapsedM1>
 8001298:	2800      	cmp	r0, #0
 800129a:	d0d6      	beq.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
              SixPwm_SwitchOffPWM(pwmcHandle[M1]);
 800129c:	4e7a      	ldr	r6, [pc, #488]	; (8001488 <TSK_MediumFrequencyTaskM1+0x260>)
 800129e:	6830      	ldr	r0, [r6, #0]
 80012a0:	f004 f8a6 	bl	80053f0 <SixPwm_SwitchOffPWM>
              SixStepVars[M1].bDriveInput = EXTERNAL;
 80012a4:	2201      	movs	r2, #1
 80012a6:	4b79      	ldr	r3, [pc, #484]	; (800148c <TSK_MediumFrequencyTaskM1+0x264>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80012a8:	4f79      	ldr	r7, [pc, #484]	; (8001490 <TSK_MediumFrequencyTaskM1+0x268>)
              SixStepVars[M1].bDriveInput = EXTERNAL;
 80012aa:	711a      	strb	r2, [r3, #4]
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80012ac:	4979      	ldr	r1, [pc, #484]	; (8001494 <TSK_MediumFrequencyTaskM1+0x26c>)
 80012ae:	6838      	ldr	r0, [r7, #0]
 80012b0:	f004 fa54 	bl	800575c <STC_SetSpeedSensor>
              BADC_Clear(&Bemf_ADC_M1);
 80012b4:	0028      	movs	r0, r5
 80012b6:	f003 f915 	bl	80044e4 <BADC_Clear>
              SixStep_Clear( M1 );
 80012ba:	2000      	movs	r0, #0
 80012bc:	f7ff feee 	bl	800109c <SixStep_Clear>
              BADC_SetDirection(&Bemf_ADC_M1, MCI_GetImposedMotorDirection( &Mci[M1]));
 80012c0:	0020      	movs	r0, r4
 80012c2:	f7ff fec3 	bl	800104c <MCI_GetImposedMotorDirection>
 80012c6:	b2c1      	uxtb	r1, r0
 80012c8:	0028      	movs	r0, r5
 80012ca:	f003 fb8f 	bl	80049ec <BADC_SetDirection>
              BADC_SetSamplingPoint(&Bemf_ADC_M1, &PWM_Handle_M1._Super, pSTC[M1] );
 80012ce:	0028      	movs	r0, r5
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	4971      	ldr	r1, [pc, #452]	; (8001498 <TSK_MediumFrequencyTaskM1+0x270>)
 80012d4:	f003 f9ec 	bl	80046b0 <BADC_SetSamplingPoint>
                Mci[M1].State = START;
 80012d8:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80012da:	6830      	ldr	r0, [r6, #0]
                Mci[M1].State = START;
 80012dc:	7563      	strb	r3, [r4, #21]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80012de:	f003 fced 	bl	8004cbc <PWMC_SwitchOnPWM>
 80012e2:	e7b2      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 80012e4:	7d23      	ldrb	r3, [r4, #20]
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d1af      	bne.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80012ea:	2300      	movs	r3, #0
 80012ec:	82a3      	strh	r3, [r4, #20]
 80012ee:	e7ac      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 80012f0:	f7ff ff92 	bl	8001218 <TSK_StopPermanencyTimeHasElapsedM1>
 80012f4:	2800      	cmp	r0, #0
 80012f6:	d0a8      	beq.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 80012f8:	4b65      	ldr	r3, [pc, #404]	; (8001490 <TSK_MediumFrequencyTaskM1+0x268>)
 80012fa:	4e66      	ldr	r6, [pc, #408]	; (8001494 <TSK_MediumFrequencyTaskM1+0x26c>)
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	0031      	movs	r1, r6
 8001300:	f004 fa2c 	bl	800575c <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001304:	0030      	movs	r0, r6
 8001306:	f004 fb37 	bl	8005978 <VSS_Clear>
            BADC_Clear(&Bemf_ADC_M1);
 800130a:	0028      	movs	r0, r5
 800130c:	f003 f8ea 	bl	80044e4 <BADC_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001310:	2300      	movs	r3, #0
 8001312:	82a3      	strh	r3, [r4, #20]
 8001314:	e799      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001316:	7d23      	ldrb	r3, [r4, #20]
 8001318:	2b05      	cmp	r3, #5
 800131a:	d05a      	beq.n	80013d2 <TSK_MediumFrequencyTaskM1+0x1aa>
            MCI_ExecBufferedCommands(&Mci[M1]);
 800131c:	0020      	movs	r0, r4
 800131e:	f7ff fe21 	bl	8000f64 <MCI_ExecBufferedCommands>
            SixStep_CalcSpeedRef( M1 );
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff ff50 	bl	80011c8 <SixStep_CalcSpeedRef>
            BADC_SetSamplingPoint(&Bemf_ADC_M1, &PWM_Handle_M1._Super, pSTC[M1] );
 8001328:	4b59      	ldr	r3, [pc, #356]	; (8001490 <TSK_MediumFrequencyTaskM1+0x268>)
 800132a:	0028      	movs	r0, r5
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	495a      	ldr	r1, [pc, #360]	; (8001498 <TSK_MediumFrequencyTaskM1+0x270>)
 8001330:	f003 f9be 	bl	80046b0 <BADC_SetSamplingPoint>
            (void) BADC_CalcRunDemagTime (&Bemf_ADC_M1);
 8001334:	0028      	movs	r0, r5
 8001336:	f003 fc07 	bl	8004b48 <BADC_CalcRunDemagTime>
            PWMC_ForceFastDemagTime (pwmcHandle[M1], Bemf_ADC_M1.DemagCounterThreshold);
 800133a:	23ee      	movs	r3, #238	; 0xee
 800133c:	5ae9      	ldrh	r1, [r5, r3]
 800133e:	4b52      	ldr	r3, [pc, #328]	; (8001488 <TSK_MediumFrequencyTaskM1+0x260>)
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	f003 fcc5 	bl	8004cd0 <PWMC_ForceFastDemagTime>
 8001346:	e780      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001348:	7d23      	ldrb	r3, [r4, #20]
 800134a:	2b05      	cmp	r3, #5
 800134c:	d041      	beq.n	80013d2 <TSK_MediumFrequencyTaskM1+0x1aa>
            if(! RUC_Exec(&RevUpControlM1))
 800134e:	4e4d      	ldr	r6, [pc, #308]	; (8001484 <TSK_MediumFrequencyTaskM1+0x25c>)
 8001350:	0030      	movs	r0, r6
 8001352:	f004 f98f 	bl	8005674 <RUC_Exec>
 8001356:	2800      	cmp	r0, #0
 8001358:	d149      	bne.n	80013ee <TSK_MediumFrequencyTaskM1+0x1c6>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2110      	movs	r1, #16
 800135e:	0020      	movs	r0, r4
 8001360:	f7ff fdf8 	bl	8000f54 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001364:	466b      	mov	r3, sp
 8001366:	4f4b      	ldr	r7, [pc, #300]	; (8001494 <TSK_MediumFrequencyTaskM1+0x26c>)
 8001368:	1d99      	adds	r1, r3, #6
 800136a:	0038      	movs	r0, r7
 800136c:	f004 fb6e 	bl	8005a4c <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001370:	0030      	movs	r0, r6
 8001372:	f004 f9c9 	bl	8005708 <RUC_FirstAccelerationStageReached>
 8001376:	2800      	cmp	r0, #0
 8001378:	d100      	bne.n	800137c <TSK_MediumFrequencyTaskM1+0x154>
 800137a:	e766      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
             ObserverConverged = BADC_IsObserverConverged( &Bemf_ADC_M1);
 800137c:	0028      	movs	r0, r5
 800137e:	f003 fb3b 	bl	80049f8 <BADC_IsObserverConverged>
 8001382:	0005      	movs	r5, r0
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001384:	0001      	movs	r1, r0
 8001386:	0038      	movs	r0, r7
 8001388:	f004 fbfe 	bl	8005b88 <VSS_SetStartTransition>
            if (ObserverConverged)
 800138c:	2d00      	cmp	r5, #0
 800138e:	d100      	bne.n	8001392 <TSK_MediumFrequencyTaskM1+0x16a>
 8001390:	e75b      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
              Mci[M1].State = SWITCH_OVER;
 8001392:	2313      	movs	r3, #19
 8001394:	7563      	strb	r3, [r4, #21]
 8001396:	e758      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001398:	2202      	movs	r2, #2
 800139a:	7d23      	ldrb	r3, [r4, #20]
 800139c:	4393      	bics	r3, r2
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d000      	beq.n	80013a4 <TSK_MediumFrequencyTaskM1+0x17c>
 80013a2:	e752      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 80013a4:	0020      	movs	r0, r4
 80013a6:	f7ff fe51 	bl	800104c <MCI_GetImposedMotorDirection>
 80013aa:	4d36      	ldr	r5, [pc, #216]	; (8001484 <TSK_MediumFrequencyTaskM1+0x25c>)
 80013ac:	0001      	movs	r1, r0
 80013ae:	0028      	movs	r0, r5
 80013b0:	f004 f90e 	bl	80055d0 <RUC_Clear>
              RUC_UpdatePulse(&RevUpControlM1, &BusVoltageSensor_M1._Super);
 80013b4:	0028      	movs	r0, r5
 80013b6:	4939      	ldr	r1, [pc, #228]	; (800149c <TSK_MediumFrequencyTaskM1+0x274>)
 80013b8:	f004 f94e 	bl	8005658 <RUC_UpdatePulse>
              SixPwm_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80013bc:	4b32      	ldr	r3, [pc, #200]	; (8001488 <TSK_MediumFrequencyTaskM1+0x260>)
 80013be:	2100      	movs	r1, #0
 80013c0:	6818      	ldr	r0, [r3, #0]
 80013c2:	f003 ffad 	bl	8005320 <SixPwm_TurnOnLowSides>
              TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 80013c6:	2014      	movs	r0, #20
 80013c8:	f7ff ff12 	bl	80011f0 <TSK_SetChargeBootCapDelayM1>
              Mci[M1].State = CHARGE_BOOT_CAP;
 80013cc:	2310      	movs	r3, #16
 80013ce:	7563      	strb	r3, [r4, #21]
 80013d0:	e73b      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
    SixPwm_SwitchOffPWM(pwmcHandle[motor]);
 80013d2:	4b2d      	ldr	r3, [pc, #180]	; (8001488 <TSK_MediumFrequencyTaskM1+0x260>)
 80013d4:	6818      	ldr	r0, [r3, #0]
 80013d6:	f004 f80b 	bl	80053f0 <SixPwm_SwitchOffPWM>
  SixStep_Clear(motor);
 80013da:	2000      	movs	r0, #0
 80013dc:	f7ff fe5e 	bl	800109c <SixStep_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80013e0:	20c8      	movs	r0, #200	; 0xc8
 80013e2:	0080      	lsls	r0, r0, #2
 80013e4:	f7ff ff12 	bl	800120c <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 80013e8:	2308      	movs	r3, #8
 80013ea:	7563      	strb	r3, [r4, #21]
}
 80013ec:	e72d      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
            (void) BADC_CalcRevUpDemagTime (&Bemf_ADC_M1);
 80013ee:	0028      	movs	r0, r5
 80013f0:	f003 fb88 	bl	8004b04 <BADC_CalcRevUpDemagTime>
            PWMC_ForceFastDemagTime (pwmcHandle[M1], Bemf_ADC_M1.DemagCounterThreshold);
 80013f4:	23ee      	movs	r3, #238	; 0xee
 80013f6:	5ae9      	ldrh	r1, [r5, r3]
 80013f8:	4b23      	ldr	r3, [pc, #140]	; (8001488 <TSK_MediumFrequencyTaskM1+0x260>)
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	f003 fc68 	bl	8004cd0 <PWMC_ForceFastDemagTime>
            SixStepVars[M1].DutyCycleRef = STC_CalcSpeedReference( pSTC[M1] );
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <TSK_MediumFrequencyTaskM1+0x268>)
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	f004 fa26 	bl	8005854 <STC_CalcSpeedReference>
 8001408:	4b20      	ldr	r3, [pc, #128]	; (800148c <TSK_MediumFrequencyTaskM1+0x264>)
 800140a:	8018      	strh	r0, [r3, #0]
 800140c:	e7aa      	b.n	8001364 <TSK_MediumFrequencyTaskM1+0x13c>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 800140e:	466b      	mov	r3, sp
 8001410:	4e20      	ldr	r6, [pc, #128]	; (8001494 <TSK_MediumFrequencyTaskM1+0x26c>)
 8001412:	1d99      	adds	r1, r3, #6
 8001414:	0030      	movs	r0, r6
 8001416:	f004 fb19 	bl	8005a4c <VSS_CalcAvrgMecSpeedUnit>
 800141a:	0007      	movs	r7, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 800141c:	0030      	movs	r0, r6
 800141e:	f004 fbc3 	bl	8005ba8 <VSS_TransitionEnded>
              if (true ==  LoopClosed)
 8001422:	2f00      	cmp	r7, #0
 8001424:	d102      	bne.n	800142c <TSK_MediumFrequencyTaskM1+0x204>
 8001426:	2800      	cmp	r0, #0
 8001428:	d100      	bne.n	800142c <TSK_MediumFrequencyTaskM1+0x204>
 800142a:	e70e      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
                                    (((int32_t)SixStepVars[M1].DutyCycleRef * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 800142c:	4f1c      	ldr	r7, [pc, #112]	; (80014a0 <TSK_MediumFrequencyTaskM1+0x278>)
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <TSK_MediumFrequencyTaskM1+0x264>)
 8001430:	0038      	movs	r0, r7
 8001432:	881e      	ldrh	r6, [r3, #0]
 8001434:	f003 fbf6 	bl	8004c24 <PID_GetKIDivisor>
 8001438:	b201      	sxth	r1, r0
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 800143a:	4371      	muls	r1, r6
 800143c:	0038      	movs	r0, r7
 800143e:	f003 fbef 	bl	8004c20 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &Bemf_ADC_M1._Super); /* Observer has converged */
 8001442:	4e13      	ldr	r6, [pc, #76]	; (8001490 <TSK_MediumFrequencyTaskM1+0x268>)
 8001444:	0029      	movs	r1, r5
 8001446:	6830      	ldr	r0, [r6, #0]
 8001448:	f004 f988 	bl	800575c <STC_SetSpeedSensor>
                SixStep_InitAdditionalMethods(M1);
 800144c:	2000      	movs	r0, #0
 800144e:	f7ff feb9 	bl	80011c4 <SixStep_InitAdditionalMethods>
                SixStep_CalcSpeedRef(M1);
 8001452:	2000      	movs	r0, #0
 8001454:	f7ff feb8 	bl	80011c8 <SixStep_CalcSpeedRef>
                BADC_SetLoopClosed(&Bemf_ADC_M1);
 8001458:	0028      	movs	r0, r5
 800145a:	f003 fb93 	bl	8004b84 <BADC_SetLoopClosed>
                BADC_SpeedMeasureOn(&Bemf_ADC_M1);
 800145e:	0028      	movs	r0, r5
 8001460:	f003 f914 	bl	800468c <BADC_SpeedMeasureOn>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001464:	6830      	ldr	r0, [r6, #0]
 8001466:	f004 fa41 	bl	80058ec <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 800146a:	0020      	movs	r0, r4
 800146c:	f7ff fd7a 	bl	8000f64 <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8001470:	2306      	movs	r3, #6
 8001472:	7563      	strb	r3, [r4, #21]
 8001474:	e6e9      	b.n	800124a <TSK_MediumFrequencyTaskM1+0x22>
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	20000000 	.word	0x20000000
 800147c:	20000554 	.word	0x20000554
 8001480:	08005da8 	.word	0x08005da8
 8001484:	2000018c 	.word	0x2000018c
 8001488:	20000594 	.word	0x20000594
 800148c:	20000584 	.word	0x20000584
 8001490:	20000278 	.word	0x20000278
 8001494:	20000240 	.word	0x20000240
 8001498:	20000140 	.word	0x20000140
 800149c:	200000f8 	.word	0x200000f8
 80014a0:	20000114 	.word	0x20000114

080014a4 <MC_Scheduler>:
{
 80014a4:	b570      	push	{r4, r5, r6, lr}
  if (((uint8_t)1) == bMCBootCompleted)
 80014a6:	4b1f      	ldr	r3, [pc, #124]	; (8001524 <MC_Scheduler+0x80>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d000      	beq.n	80014b0 <MC_Scheduler+0xc>
}
 80014ae:	bd70      	pop	{r4, r5, r6, pc}
    if(hMFTaskCounterM1 > 0u)
 80014b0:	4c1d      	ldr	r4, [pc, #116]	; (8001528 <MC_Scheduler+0x84>)
 80014b2:	8823      	ldrh	r3, [r4, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d013      	beq.n	80014e0 <MC_Scheduler+0x3c>
      hMFTaskCounterM1--;
 80014b8:	3b01      	subs	r3, #1
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 80014be:	4b1b      	ldr	r3, [pc, #108]	; (800152c <MC_Scheduler+0x88>)
 80014c0:	881a      	ldrh	r2, [r3, #0]
 80014c2:	2a00      	cmp	r2, #0
 80014c4:	d003      	beq.n	80014ce <MC_Scheduler+0x2a>
      hBootCapDelayCounterM1--;
 80014c6:	881a      	ldrh	r2, [r3, #0]
 80014c8:	3a01      	subs	r2, #1
 80014ca:	b292      	uxth	r2, r2
 80014cc:	801a      	strh	r2, [r3, #0]
    if(hStopPermanencyCounterM1 > 0U)
 80014ce:	4b18      	ldr	r3, [pc, #96]	; (8001530 <MC_Scheduler+0x8c>)
 80014d0:	881a      	ldrh	r2, [r3, #0]
 80014d2:	2a00      	cmp	r2, #0
 80014d4:	d0eb      	beq.n	80014ae <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 80014d6:	881a      	ldrh	r2, [r3, #0]
 80014d8:	3a01      	subs	r2, #1
 80014da:	b292      	uxth	r2, r2
 80014dc:	801a      	strh	r2, [r3, #0]
}
 80014de:	e7e6      	b.n	80014ae <MC_Scheduler+0xa>
      TSK_MediumFrequencyTaskM1();
 80014e0:	f7ff fea2 	bl	8001228 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 80014e4:	f7ff fd16 	bl	8000f14 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 80014e8:	4d12      	ldr	r5, [pc, #72]	; (8001534 <MC_Scheduler+0x90>)
 80014ea:	0029      	movs	r1, r5
 80014ec:	6828      	ldr	r0, [r5, #0]
 80014ee:	310c      	adds	r1, #12
 80014f0:	6883      	ldr	r3, [r0, #8]
 80014f2:	4798      	blx	r3
 80014f4:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 80014f6:	2800      	cmp	r0, #0
 80014f8:	d007      	beq.n	800150a <MC_Scheduler+0x66>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 80014fa:	0029      	movs	r1, r5
 80014fc:	6828      	ldr	r0, [r5, #0]
 80014fe:	220a      	movs	r2, #10
 8001500:	6803      	ldr	r3, [r0, #0]
 8001502:	3108      	adds	r1, #8
 8001504:	4798      	blx	r3
 8001506:	2800      	cmp	r0, #0
 8001508:	d101      	bne.n	800150e <MC_Scheduler+0x6a>
{
 800150a:	2301      	movs	r3, #1
 800150c:	e7d6      	b.n	80014bc <MC_Scheduler+0x18>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 800150e:	0028      	movs	r0, r5
 8001510:	f000 fa70 	bl	80019f4 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001514:	6828      	ldr	r0, [r5, #0]
 8001516:	230a      	movs	r3, #10
 8001518:	89ea      	ldrh	r2, [r5, #14]
 800151a:	68a9      	ldr	r1, [r5, #8]
 800151c:	6845      	ldr	r5, [r0, #4]
 800151e:	47a8      	blx	r5
{
 8001520:	2301      	movs	r3, #1
 8001522:	e7cb      	b.n	80014bc <MC_Scheduler+0x18>
 8001524:	2000058c 	.word	0x2000058c
 8001528:	20000590 	.word	0x20000590
 800152c:	2000058e 	.word	0x2000058e
 8001530:	20000592 	.word	0x20000592
 8001534:	20000284 	.word	0x20000284

08001538 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800153a:	46ce      	mov	lr, r9
 800153c:	4647      	mov	r7, r8
 800153e:	b580      	push	{r7, lr}

  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hSixStepReturn;
  if ((true == BADC_ClearStepUpdate(&Bemf_ADC_M1)) || (false == SixPwm_IsFastDemagUpdated(&PWM_Handle_M1)))
 8001540:	4e49      	ldr	r6, [pc, #292]	; (8001668 <TSK_HighFrequencyTask+0x130>)
{
 8001542:	b083      	sub	sp, #12
  if ((true == BADC_ClearStepUpdate(&Bemf_ADC_M1)) || (false == SixPwm_IsFastDemagUpdated(&PWM_Handle_M1)))
 8001544:	0030      	movs	r0, r6
 8001546:	f003 fb21 	bl	8004b8c <BADC_ClearStepUpdate>
 800154a:	4d48      	ldr	r5, [pc, #288]	; (800166c <TSK_HighFrequencyTask+0x134>)
 800154c:	2800      	cmp	r0, #0
 800154e:	d05b      	beq.n	8001608 <TSK_HighFrequencyTask+0xd0>
  {
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State )) /*  only for sensor-less*/
 8001550:	4b47      	ldr	r3, [pc, #284]	; (8001670 <TSK_HighFrequencyTask+0x138>)
 8001552:	7d5b      	ldrb	r3, [r3, #21]
 8001554:	2b04      	cmp	r3, #4
 8001556:	d100      	bne.n	800155a <TSK_HighFrequencyTask+0x22>
 8001558:	e070      	b.n	800163c <TSK_HighFrequencyTask+0x104>
 800155a:	2b13      	cmp	r3, #19
 800155c:	d05d      	beq.n	800161a <TSK_HighFrequencyTask+0xe2>
 800155e:	4b45      	ldr	r3, [pc, #276]	; (8001674 <TSK_HighFrequencyTask+0x13c>)
 8001560:	4699      	mov	r9, r3
        PWMC_SetAlignFlag(&PWM_Handle_M1._Super, 0);
      }
      int16_t hObsAngle = SPD_GetElAngle(&VirtualSpeedSensorM1._Super);
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
    }
    (void)BADC_CalcElAngle (&Bemf_ADC_M1);
 8001562:	0030      	movs	r0, r6
 8001564:	f003 fa4c 	bl	8004a00 <BADC_CalcElAngle>
inline uint16_t SixStep_StatorController(void)
{
  uint16_t hCodeError = MC_NO_ERROR;
  int16_t hElAngle, hSpeed, hDirection;
  SpeednPosFdbk_Handle_t *speedHandle;
  RCM_ExecNextConv();
 8001568:	f000 ff1e 	bl	80023a8 <RCM_ExecNextConv>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 800156c:	4b42      	ldr	r3, [pc, #264]	; (8001678 <TSK_HighFrequencyTask+0x140>)
 800156e:	6818      	ldr	r0, [r3, #0]
 8001570:	f004 f8f8 	bl	8005764 <STC_GetSpeedSensor>
 8001574:	0007      	movs	r7, r0
  if(false == BADC_IsObserverConverged(&Bemf_ADC_M1))
 8001576:	0030      	movs	r0, r6
 8001578:	f003 fa3e 	bl	80049f8 <BADC_IsObserverConverged>
 800157c:	2800      	cmp	r0, #0
 800157e:	d139      	bne.n	80015f4 <TSK_HighFrequencyTask+0xbc>
  {
    hElAngle = SPD_GetElAngle(speedHandle);
 8001580:	0038      	movs	r0, r7
 8001582:	f004 f9bd 	bl	8005900 <SPD_GetElAngle>
 8001586:	0004      	movs	r4, r0
  }
  else
  {
    hElAngle = SPD_GetElAngle(&Bemf_ADC_M1._Super);
  }
  hSpeed = SPD_GetElSpeedDpp(speedHandle);
 8001588:	0038      	movs	r0, r7
 800158a:	f004 f9c1 	bl	8005910 <SPD_GetElSpeedDpp>
 800158e:	4680      	mov	r8, r0
  hDirection = RUC_GetDirection(&RevUpControlM1);
 8001590:	4648      	mov	r0, r9
 8001592:	f004 f8c7 	bl	8005724 <RUC_GetDirection>
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 8001596:	4b39      	ldr	r3, [pc, #228]	; (800167c <TSK_HighFrequencyTask+0x144>)
  hDirection = RUC_GetDirection(&RevUpControlM1);
 8001598:	0007      	movs	r7, r0
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 800159a:	4699      	mov	r9, r3
 800159c:	8819      	ldrh	r1, [r3, #0]
 800159e:	4b38      	ldr	r3, [pc, #224]	; (8001680 <TSK_HighFrequencyTask+0x148>)
 80015a0:	6818      	ldr	r0, [r3, #0]
 80015a2:	f003 fc3f 	bl	8004e24 <PWMC_SetPhaseVoltage>
  if (hDirection > 0)
 80015a6:	2f00      	cmp	r7, #0
 80015a8:	dd29      	ble.n	80015fe <TSK_HighFrequencyTask+0xc6>
  {
    SixStepVars[M1].qElAngle = hElAngle + S16_90_PHASE_SHIFT;
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	01db      	lsls	r3, r3, #7
 80015ae:	469c      	mov	ip, r3
 80015b0:	4464      	add	r4, ip
 80015b2:	b224      	sxth	r4, r4
 80015b4:	464b      	mov	r3, r9
  else
  {
    SixStepVars[M1].qElAngle = hElAngle - S16_90_PHASE_SHIFT;
  }
  PWM_Handle_M1._Super.hElAngle = SixStepVars[M1].qElAngle;
  SixPwm_LoadNextStep( &PWM_Handle_M1, hDirection );
 80015b6:	0028      	movs	r0, r5
 80015b8:	0039      	movs	r1, r7
 80015ba:	80dc      	strh	r4, [r3, #6]
  PWM_Handle_M1._Super.hElAngle = SixStepVars[M1].qElAngle;
 80015bc:	862c      	strh	r4, [r5, #48]	; 0x30
  SixPwm_LoadNextStep( &PWM_Handle_M1, hDirection );
 80015be:	f003 fc7b 	bl	8004eb8 <SixPwm_LoadNextStep>
  if (true == SixPwm_ApplyNextStep(&PWM_Handle_M1))
 80015c2:	0028      	movs	r0, r5
 80015c4:	f003 fc30 	bl	8004e28 <SixPwm_ApplyNextStep>
 80015c8:	2800      	cmp	r0, #0
 80015ca:	d003      	beq.n	80015d4 <TSK_HighFrequencyTask+0x9c>
  {
    if (false == Bemf_ADC_M1.IsLoopClosed)
 80015cc:	2365      	movs	r3, #101	; 0x65
 80015ce:	5cf3      	ldrb	r3, [r6, r3]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d042      	beq.n	800165a <TSK_HighFrequencyTask+0x122>
    {
      BADC_StepChangeEvent(&Bemf_ADC_M1, hSpeed, &PWM_Handle_M1._Super);
    }
  }
  RCM_ReadOngoingConv();
 80015d4:	f000 ff20 	bl	8002418 <RCM_ReadOngoingConv>
  BADC_Start(&Bemf_ADC_M1, PWM_Handle_M1._Super.Step );
 80015d8:	232d      	movs	r3, #45	; 0x2d
 80015da:	0030      	movs	r0, r6
 80015dc:	5ce9      	ldrb	r1, [r5, r3]
 80015de:	f002 ffb1 	bl	8004544 <BADC_Start>
    SixPwm_UpdatePwmDemagCounter( &PWM_Handle_M1 );
 80015e2:	0028      	movs	r0, r5
 80015e4:	f003 ff34 	bl	8005450 <SixPwm_UpdatePwmDemagCounter>
}
 80015e8:	2000      	movs	r0, #0
 80015ea:	b003      	add	sp, #12
 80015ec:	bcc0      	pop	{r6, r7}
 80015ee:	46b9      	mov	r9, r7
 80015f0:	46b0      	mov	r8, r6
 80015f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hElAngle = SPD_GetElAngle(&Bemf_ADC_M1._Super);
 80015f4:	0030      	movs	r0, r6
 80015f6:	f004 f983 	bl	8005900 <SPD_GetElAngle>
 80015fa:	0004      	movs	r4, r0
 80015fc:	e7c4      	b.n	8001588 <TSK_HighFrequencyTask+0x50>
    SixStepVars[M1].qElAngle = hElAngle - S16_90_PHASE_SHIFT;
 80015fe:	4b21      	ldr	r3, [pc, #132]	; (8001684 <TSK_HighFrequencyTask+0x14c>)
 8001600:	469c      	mov	ip, r3
 8001602:	4464      	add	r4, ip
 8001604:	b224      	sxth	r4, r4
 8001606:	e7d5      	b.n	80015b4 <TSK_HighFrequencyTask+0x7c>
  if ((true == BADC_ClearStepUpdate(&Bemf_ADC_M1)) || (false == SixPwm_IsFastDemagUpdated(&PWM_Handle_M1)))
 8001608:	0028      	movs	r0, r5
 800160a:	f003 fc23 	bl	8004e54 <SixPwm_IsFastDemagUpdated>
 800160e:	2800      	cmp	r0, #0
 8001610:	d09e      	beq.n	8001550 <TSK_HighFrequencyTask+0x18>
    SixPwm_DisablePwmDemagCounter( &PWM_Handle_M1 );
 8001612:	0028      	movs	r0, r5
 8001614:	f003 ff2c 	bl	8005470 <SixPwm_DisablePwmDemagCounter>
 8001618:	e7e6      	b.n	80015e8 <TSK_HighFrequencyTask+0xb0>
 800161a:	4b16      	ldr	r3, [pc, #88]	; (8001674 <TSK_HighFrequencyTask+0x13c>)
 800161c:	4699      	mov	r9, r3
          PWMC_SetAlignFlag(&PWM_Handle_M1._Super, 0);
 800161e:	2100      	movs	r1, #0
 8001620:	0028      	movs	r0, r5
 8001622:	f003 fb53 	bl	8004ccc <PWMC_SetAlignFlag>
      int16_t hObsAngle = SPD_GetElAngle(&VirtualSpeedSensorM1._Super);
 8001626:	4c18      	ldr	r4, [pc, #96]	; (8001688 <TSK_HighFrequencyTask+0x150>)
 8001628:	0020      	movs	r0, r4
 800162a:	f004 f969 	bl	8005900 <SPD_GetElAngle>
 800162e:	466b      	mov	r3, sp
 8001630:	1d99      	adds	r1, r3, #6
 8001632:	8008      	strh	r0, [r1, #0]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001634:	0020      	movs	r0, r4
 8001636:	f004 f9b1 	bl	800599c <VSS_CalcElAngle>
 800163a:	e792      	b.n	8001562 <TSK_HighFrequencyTask+0x2a>
        if (0U == RUC_IsAlignStageNow(&RevUpControlM1))
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <TSK_HighFrequencyTask+0x13c>)
 800163e:	0018      	movs	r0, r3
 8001640:	4699      	mov	r9, r3
 8001642:	f004 f851 	bl	80056e8 <RUC_IsAlignStageNow>
 8001646:	2800      	cmp	r0, #0
 8001648:	d0e9      	beq.n	800161e <TSK_HighFrequencyTask+0xe6>
          PWMC_SetAlignFlag(&PWM_Handle_M1._Super, RUC_GetDirection(&RevUpControlM1));
 800164a:	4648      	mov	r0, r9
 800164c:	f004 f86a 	bl	8005724 <RUC_GetDirection>
 8001650:	0001      	movs	r1, r0
 8001652:	0028      	movs	r0, r5
 8001654:	f003 fb3a 	bl	8004ccc <PWMC_SetAlignFlag>
 8001658:	e7e5      	b.n	8001626 <TSK_HighFrequencyTask+0xee>
      BADC_StepChangeEvent(&Bemf_ADC_M1, hSpeed, &PWM_Handle_M1._Super);
 800165a:	002a      	movs	r2, r5
 800165c:	4641      	mov	r1, r8
 800165e:	0030      	movs	r0, r6
 8001660:	f003 f9f4 	bl	8004a4c <BADC_StepChangeEvent>
 8001664:	e7b6      	b.n	80015d4 <TSK_HighFrequencyTask+0x9c>
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	20000000 	.word	0x20000000
 800166c:	20000140 	.word	0x20000140
 8001670:	20000554 	.word	0x20000554
 8001674:	2000018c 	.word	0x2000018c
 8001678:	20000278 	.word	0x20000278
 800167c:	20000584 	.word	0x20000584
 8001680:	20000594 	.word	0x20000594
 8001684:	ffffc000 	.word	0xffffc000
 8001688:	20000240 	.word	0x20000240

0800168c <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 800168c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800168e:	46c6      	mov	lr, r8

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001690:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <TSK_SafetyTask_PWMOFF+0x6c>)
 8001692:	0087      	lsls	r7, r0, #2
{
 8001694:	0005      	movs	r5, r0
 8001696:	b500      	push	{lr}
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001698:	59d8      	ldr	r0, [r3, r7]
 800169a:	4698      	mov	r8, r3
 800169c:	f003 fb6c 	bl	8004d78 <PWMC_IsFaultOccurred>
 80016a0:	0006      	movs	r6, r0
                                                    (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if (M1 == bMotor)
 80016a2:	2d00      	cmp	r5, #0
 80016a4:	d012      	beq.n	80016cc <TSK_SafetyTask_PWMOFF+0x40>
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 80016a6:	43f2      	mvns	r2, r6
 80016a8:	00ec      	lsls	r4, r5, #3
 80016aa:	4b14      	ldr	r3, [pc, #80]	; (80016fc <TSK_SafetyTask_PWMOFF+0x70>)
 80016ac:	1b64      	subs	r4, r4, r5
 80016ae:	00a4      	lsls	r4, r4, #2
 80016b0:	18e4      	adds	r4, r4, r3
 80016b2:	0020      	movs	r0, r4
 80016b4:	0031      	movs	r1, r6
 80016b6:	b292      	uxth	r2, r2
 80016b8:	f7ff fc4c 	bl	8000f54 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 80016bc:	0020      	movs	r0, r4
 80016be:	f7ff fcbd 	bl	800103c <MCI_GetFaultState>
 80016c2:	2800      	cmp	r0, #0
 80016c4:	d10f      	bne.n	80016e6 <TSK_SafetyTask_PWMOFF+0x5a>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 80016c6:	bc80      	pop	{r7}
 80016c8:	46b8      	mov	r8, r7
 80016ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <TSK_SafetyTask_PWMOFF+0x74>)
 80016ce:	f000 fd75 	bl	80021bc <RCM_ExecRegularConv>
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 80016d2:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <TSK_SafetyTask_PWMOFF+0x78>)
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 80016d4:	0001      	movs	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 80016d6:	0018      	movs	r0, r3
 80016d8:	f003 ff14 	bl	8005504 <RVBS_CalcAvVbus>
 80016dc:	2308      	movs	r3, #8
 80016de:	4398      	bics	r0, r3
 80016e0:	4306      	orrs	r6, r0
 80016e2:	b2b6      	uxth	r6, r6
 80016e4:	e7df      	b.n	80016a6 <TSK_SafetyTask_PWMOFF+0x1a>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80016e6:	4643      	mov	r3, r8
 80016e8:	59d8      	ldr	r0, [r3, r7]
 80016ea:	f003 fae3 	bl	8004cb4 <PWMC_SwitchOffPWM>
    SixStep_Clear(bMotor);
 80016ee:	0028      	movs	r0, r5
 80016f0:	f7ff fcd4 	bl	800109c <SixStep_Clear>
}
 80016f4:	e7e7      	b.n	80016c6 <TSK_SafetyTask_PWMOFF+0x3a>
 80016f6:	46c0      	nop			; (mov r8, r8)
 80016f8:	20000594 	.word	0x20000594
 80016fc:	20000554 	.word	0x20000554
 8001700:	20000230 	.word	0x20000230
 8001704:	200000f8 	.word	0x200000f8

08001708 <TSK_SafetyTask>:
{
 8001708:	b510      	push	{r4, lr}
  if (1U == bMCBootCompleted)
 800170a:	4b05      	ldr	r3, [pc, #20]	; (8001720 <TSK_SafetyTask+0x18>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d000      	beq.n	8001714 <TSK_SafetyTask+0xc>
}
 8001712:	bd10      	pop	{r4, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001714:	2000      	movs	r0, #0
 8001716:	f7ff ffb9 	bl	800168c <TSK_SafetyTask_PWMOFF>
    RCM_ExecUserConv();
 800171a:	f000 fe13 	bl	8002344 <RCM_ExecUserConv>
}
 800171e:	e7f8      	b.n	8001712 <TSK_SafetyTask+0xa>
 8001720:	2000058c 	.word	0x2000058c

08001724 <MC_RunMotorControlTasks>:
{
 8001724:	b510      	push	{r4, lr}
  if (0U == bMCBootCompleted)
 8001726:	4b05      	ldr	r3, [pc, #20]	; (800173c <MC_RunMotorControlTasks+0x18>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d100      	bne.n	8001730 <MC_RunMotorControlTasks+0xc>
}
 800172e:	bd10      	pop	{r4, pc}
    MC_Scheduler();
 8001730:	f7ff feb8 	bl	80014a4 <MC_Scheduler>
    TSK_SafetyTask();
 8001734:	f7ff ffe8 	bl	8001708 <TSK_SafetyTask>
}
 8001738:	e7f9      	b.n	800172e <MC_RunMotorControlTasks+0xa>
 800173a:	46c0      	nop			; (mov r8, r8)
 800173c:	2000058c 	.word	0x2000058c

08001740 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001740:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  SixPwm_SwitchOffPWM(pwmcHandle[M1]);
 8001742:	4b05      	ldr	r3, [pc, #20]	; (8001758 <TSK_HardwareFaultTask+0x18>)
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	f003 fe53 	bl	80053f0 <SixPwm_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2180      	movs	r1, #128	; 0x80
 800174e:	4803      	ldr	r0, [pc, #12]	; (800175c <TSK_HardwareFaultTask+0x1c>)
 8001750:	f7ff fc00 	bl	8000f54 <MCI_FaultProcessing>

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001754:	bd10      	pop	{r4, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	20000594 	.word	0x20000594
 800175c:	20000554 	.word	0x20000554

08001760 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001760:	b510      	push	{r4, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001762:	f7ff fbcd 	bl	8000f00 <MC_GetSTMStateMotor1>
 8001766:	2800      	cmp	r0, #0
 8001768:	d102      	bne.n	8001770 <UI_HandleStartStopButton_cb+0x10>
  {
    /* Ramp parameters should be tuned for the actual motor */
    (void)MC_StartMotor1();
 800176a:	f7ff fbb9 	bl	8000ee0 <MC_StartMotor1>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 800176e:	bd10      	pop	{r4, pc}
    (void)MC_StopMotor1();
 8001770:	f7ff fbbe 	bl	8000ef0 <MC_StopMotor1>
}
 8001774:	e7fb      	b.n	800176e <UI_HandleStartStopButton_cb+0xe>
 8001776:	46c0      	nop			; (mov r8, r8)

08001778 <mc_lock_pins>:
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001778:	2390      	movs	r3, #144	; 0x90
  WRITE_REG(GPIOx->LCKR, PinMask);
 800177a:	2104      	movs	r1, #4
 800177c:	2002      	movs	r0, #2

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 800177e:	b510      	push	{r4, lr}
 8001780:	2401      	movs	r4, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001782:	4a36      	ldr	r2, [pc, #216]	; (800185c <mc_lock_pins+0xe4>)
 8001784:	05db      	lsls	r3, r3, #23
 8001786:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001788:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800178a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800178c:	69da      	ldr	r2, [r3, #28]
 800178e:	b08c      	sub	sp, #48	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001790:	4933      	ldr	r1, [pc, #204]	; (8001860 <mc_lock_pins+0xe8>)
  temp = READ_REG(GPIOx->LCKR);
 8001792:	920b      	str	r2, [sp, #44]	; 0x2c
  (void) temp;
 8001794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001796:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001798:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800179a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800179c:	69da      	ldr	r2, [r3, #28]
 800179e:	920a      	str	r2, [sp, #40]	; 0x28
  (void) temp;
 80017a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017a2:	4a30      	ldr	r2, [pc, #192]	; (8001864 <mc_lock_pins+0xec>)
 80017a4:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017a6:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017a8:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80017aa:	69da      	ldr	r2, [r3, #28]
 80017ac:	9209      	str	r2, [sp, #36]	; 0x24
  (void) temp;
 80017ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017b0:	4a2d      	ldr	r2, [pc, #180]	; (8001868 <mc_lock_pins+0xf0>)
 80017b2:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017b4:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017b6:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80017b8:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017ba:	30fe      	adds	r0, #254	; 0xfe
  temp = READ_REG(GPIOx->LCKR);
 80017bc:	9108      	str	r1, [sp, #32]
  (void) temp;
 80017be:	9908      	ldr	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017c0:	492a      	ldr	r1, [pc, #168]	; (800186c <mc_lock_pins+0xf4>)
 80017c2:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017c4:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017c6:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80017c8:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017ca:	3001      	adds	r0, #1
  temp = READ_REG(GPIOx->LCKR);
 80017cc:	9107      	str	r1, [sp, #28]
  (void) temp;
 80017ce:	9907      	ldr	r1, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017d0:	2181      	movs	r1, #129	; 0x81
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017d2:	30ff      	adds	r0, #255	; 0xff
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017d4:	0249      	lsls	r1, r1, #9
 80017d6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017d8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017da:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80017dc:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017de:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 80017e0:	9106      	str	r1, [sp, #24]
  (void) temp;
 80017e2:	9906      	ldr	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017e4:	2188      	movs	r1, #136	; 0x88
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017e6:	0140      	lsls	r0, r0, #5
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017e8:	0249      	lsls	r1, r1, #9
 80017ea:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017ec:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017ee:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80017f0:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017f2:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 80017f4:	9105      	str	r1, [sp, #20]
  (void) temp;
 80017f6:	9905      	ldr	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017f8:	21a0      	movs	r1, #160	; 0xa0
  WRITE_REG(GPIOx->LCKR, PinMask);
 80017fa:	01c0      	lsls	r0, r0, #7
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80017fc:	0249      	lsls	r1, r1, #9
 80017fe:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001800:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001802:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001804:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001806:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 8001808:	9104      	str	r1, [sp, #16]
  (void) temp;
 800180a:	9904      	ldr	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800180c:	2182      	movs	r1, #130	; 0x82
  WRITE_REG(GPIOx->LCKR, PinMask);
 800180e:	00c0      	lsls	r0, r0, #3
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001810:	0249      	lsls	r1, r1, #9
 8001812:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001814:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001816:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001818:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800181a:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 800181c:	9103      	str	r1, [sp, #12]
  (void) temp;
 800181e:	9903      	ldr	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001820:	21c0      	movs	r1, #192	; 0xc0
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001822:	0200      	lsls	r0, r0, #8
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001824:	0249      	lsls	r1, r1, #9
 8001826:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001828:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800182a:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800182c:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800182e:	2080      	movs	r0, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 8001830:	9102      	str	r1, [sp, #8]
  (void) temp;
 8001832:	9902      	ldr	r1, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001834:	2190      	movs	r1, #144	; 0x90
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001836:	0180      	lsls	r0, r0, #6
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001838:	0249      	lsls	r1, r1, #9
 800183a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800183c:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800183e:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001840:	2180      	movs	r1, #128	; 0x80
  temp = READ_REG(GPIOx->LCKR);
 8001842:	69d2      	ldr	r2, [r2, #28]
 8001844:	9201      	str	r2, [sp, #4]
  (void) temp;
 8001846:	9a01      	ldr	r2, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001848:	4a09      	ldr	r2, [pc, #36]	; (8001870 <mc_lock_pins+0xf8>)
 800184a:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800184c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800184e:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	9300      	str	r3, [sp, #0]
  (void) temp;
 8001854:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin);
}
 8001856:	b00c      	add	sp, #48	; 0x30
 8001858:	bd10      	pop	{r4, pc}
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	00010004 	.word	0x00010004
 8001860:	00010002 	.word	0x00010002
 8001864:	00010001 	.word	0x00010001
 8001868:	48000400 	.word	0x48000400
 800186c:	00010100 	.word	0x00010100
 8001870:	00010080 	.word	0x00010080

08001874 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8001874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001876:	4657      	mov	r7, sl
 8001878:	4645      	mov	r5, r8
 800187a:	464e      	mov	r6, r9
 800187c:	46de      	mov	lr, fp
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 800187e:	0002      	movs	r2, r0
{
 8001880:	4680      	mov	r8, r0
 8001882:	b5e0      	push	{r5, r6, r7, lr}
    uint8_t * rxData = pHandle->rxBuffer;
 8001884:	6843      	ldr	r3, [r0, #4]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001886:	4833      	ldr	r0, [pc, #204]	; (8001954 <RI_SetRegCommandParser+0xe0>)
{
 8001888:	b089      	sub	sp, #36	; 0x24
    int16_t rxLength = pHandle->rxLength;
 800188a:	240c      	movs	r4, #12
 800188c:	5f14      	ldrsh	r4, [r2, r4]
    uint16_t size = 0U;
 800188e:	aa02      	add	r2, sp, #8
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001890:	9006      	str	r0, [sp, #24]
 8001892:	4831      	ldr	r0, [pc, #196]	; (8001958 <RI_SetRegCommandParser+0xe4>)
    uint16_t size = 0U;
 8001894:	4694      	mov	ip, r2
 8001896:	260e      	movs	r6, #14
 8001898:	2200      	movs	r2, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800189a:	9007      	str	r0, [sp, #28]
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 800189c:	4640      	mov	r0, r8
    uint16_t size = 0U;
 800189e:	4466      	add	r6, ip
 80018a0:	8032      	strh	r2, [r6, #0]
    pHandle->txLength = 0;
 80018a2:	81c2      	strh	r2, [r0, #14]
    uint8_t * txData = pHandle->txBuffer;
 80018a4:	6882      	ldr	r2, [r0, #8]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80018a6:	af06      	add	r7, sp, #24
    uint8_t * txData = pHandle->txBuffer;
 80018a8:	4692      	mov	sl, r2
  uint8_t retVal = MCP_CMD_OK;
 80018aa:	2200      	movs	r2, #0
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 80018ac:	4451      	add	r1, sl
  uint8_t retVal = MCP_CMD_OK;
 80018ae:	9203      	str	r2, [sp, #12]
          if (txSyncFreeSpace !=0 )
 80018b0:	b28a      	uxth	r2, r1
    uint8_t number_of_item =0;
 80018b2:	2500      	movs	r5, #0
          if (txSyncFreeSpace !=0 )
 80018b4:	9202      	str	r2, [sp, #8]
    while (rxLength > 0)
 80018b6:	2c00      	cmp	r4, #0
 80018b8:	dd32      	ble.n	8001920 <RI_SetRegCommandParser+0xac>
      if (motorID > NBR_OF_MOTORS)
 80018ba:	2106      	movs	r1, #6
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80018bc:	781a      	ldrb	r2, [r3, #0]
      regID = *dataElementID & REG_MASK;
 80018be:	8818      	ldrh	r0, [r3, #0]
      if (motorID > NBR_OF_MOTORS)
 80018c0:	4211      	tst	r1, r2
 80018c2:	d131      	bne.n	8001928 <RI_SetRegCommandParser+0xb4>
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80018c4:	1ea1      	subs	r1, r4, #2
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80018c6:	3302      	adds	r3, #2
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80018c8:	468c      	mov	ip, r1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80018ca:	4699      	mov	r9, r3
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80018cc:	b28c      	uxth	r4, r1
      regID = *dataElementID & REG_MASK;
 80018ce:	2307      	movs	r3, #7
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80018d0:	2138      	movs	r1, #56	; 0x38
 80018d2:	4398      	bics	r0, r3
 80018d4:	4011      	ands	r1, r2
 80018d6:	4013      	ands	r3, r2
 80018d8:	4662      	mov	r2, ip
 80018da:	b212      	sxth	r2, r2
 80018dc:	9200      	str	r2, [sp, #0]
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	58fb      	ldr	r3, [r7, r3]
 80018e2:	464a      	mov	r2, r9
 80018e4:	469b      	mov	fp, r3
 80018e6:	0033      	movs	r3, r6
 80018e8:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 80018ea:	8833      	ldrh	r3, [r6, #0]
      number_of_item ++;
 80018ec:	3501      	adds	r5, #1
        rxLength = (int16_t) (rxLength - size);
 80018ee:	1ae4      	subs	r4, r4, r3
      number_of_item ++;
 80018f0:	b2ed      	uxtb	r5, r5
        rxLength = (int16_t) (rxLength - size);
 80018f2:	b224      	sxth	r4, r4
        if ((1U == number_of_item) && (0 == rxLength))
 80018f4:	2d01      	cmp	r5, #1
 80018f6:	d021      	beq.n	800193c <RI_SetRegCommandParser+0xc8>
          if (txSyncFreeSpace !=0 )
 80018f8:	4652      	mov	r2, sl
 80018fa:	9902      	ldr	r1, [sp, #8]
 80018fc:	b292      	uxth	r2, r2
 80018fe:	428a      	cmp	r2, r1
 8001900:	d01a      	beq.n	8001938 <RI_SetRegCommandParser+0xc4>
          {
            *txData = accessResult;
 8001902:	4652      	mov	r2, sl
 8001904:	7010      	strb	r0, [r2, #0]
            txData = txData+1;
            pHandle->txLength++;
 8001906:	4642      	mov	r2, r8
 8001908:	4641      	mov	r1, r8
 800190a:	89d2      	ldrh	r2, [r2, #14]
 800190c:	3201      	adds	r2, #1
 800190e:	81ca      	strh	r2, [r1, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8001910:	2800      	cmp	r0, #0
 8001912:	d107      	bne.n	8001924 <RI_SetRegCommandParser+0xb0>
            txData = txData+1;
 8001914:	2201      	movs	r2, #1
 8001916:	4694      	mov	ip, r2
        rxData = rxData+size;
 8001918:	444b      	add	r3, r9
            txData = txData+1;
 800191a:	44e2      	add	sl, ip
    while (rxLength > 0)
 800191c:	2c00      	cmp	r4, #0
 800191e:	dccc      	bgt.n	80018ba <RI_SetRegCommandParser+0x46>
 8001920:	9803      	ldr	r0, [sp, #12]
 8001922:	e00d      	b.n	8001940 <RI_SetRegCommandParser+0xcc>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8001924:	2807      	cmp	r0, #7
 8001926:	d110      	bne.n	800194a <RI_SetRegCommandParser+0xd6>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8001928:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800192a:	b009      	add	sp, #36	; 0x24
 800192c:	bcf0      	pop	{r4, r5, r6, r7}
 800192e:	46bb      	mov	fp, r7
 8001930:	46b2      	mov	sl, r6
 8001932:	46a9      	mov	r9, r5
 8001934:	46a0      	mov	r8, r4
 8001936:	bdf0      	pop	{r4, r5, r6, r7, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001938:	2008      	movs	r0, #8
 800193a:	e7f6      	b.n	800192a <RI_SetRegCommandParser+0xb6>
        if ((1U == number_of_item) && (0 == rxLength))
 800193c:	2c00      	cmp	r4, #0
 800193e:	d1db      	bne.n	80018f8 <RI_SetRegCommandParser+0x84>
    if (MCP_CMD_OK == retVal)
 8001940:	2800      	cmp	r0, #0
 8001942:	d1f2      	bne.n	800192a <RI_SetRegCommandParser+0xb6>
      pHandle->txLength = 0;
 8001944:	4643      	mov	r3, r8
 8001946:	81d8      	strh	r0, [r3, #14]
 8001948:	e7ef      	b.n	800192a <RI_SetRegCommandParser+0xb6>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 800194a:	280a      	cmp	r0, #10
 800194c:	d0ec      	beq.n	8001928 <RI_SetRegCommandParser+0xb4>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800194e:	2201      	movs	r2, #1
 8001950:	9203      	str	r2, [sp, #12]
 8001952:	e7df      	b.n	8001914 <RI_SetRegCommandParser+0xa0>
 8001954:	08001b59 	.word	0x08001b59
 8001958:	08001c05 	.word	0x08001c05

0800195c <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195e:	464e      	mov	r6, r9
 8001960:	4657      	mov	r7, sl
 8001962:	4645      	mov	r5, r8
 8001964:	46de      	mov	lr, fp
 8001966:	b5e0      	push	{r5, r6, r7, lr}
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 8001968:	6883      	ldr	r3, [r0, #8]
{
 800196a:	b087      	sub	sp, #28
    uint16_t size = 0U;
 800196c:	2200      	movs	r2, #0
    uint8_t * txData = pHandle->txBuffer;
 800196e:	4699      	mov	r9, r3
    uint16_t size = 0U;
 8001970:	466b      	mov	r3, sp
    uint16_t rxLength = pHandle->rxLength;
    int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 8001972:	b20d      	sxth	r5, r1

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8001974:	491d      	ldr	r1, [pc, #116]	; (80019ec <RI_GetRegCommandParser+0x90>)
    uint16_t size = 0U;
 8001976:	81da      	strh	r2, [r3, #14]
    uint16_t rxLength = pHandle->rxLength;
 8001978:	8983      	ldrh	r3, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 800197a:	9104      	str	r1, [sp, #16]
 800197c:	491c      	ldr	r1, [pc, #112]	; (80019f0 <RI_GetRegCommandParser+0x94>)
 800197e:	ae04      	add	r6, sp, #16
{
 8001980:	0007      	movs	r7, r0
    uint8_t * rxData = pHandle->rxBuffer;
 8001982:	6844      	ldr	r4, [r0, #4]
    pHandle->txLength = 0;
 8001984:	81c2      	strh	r2, [r0, #14]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8001986:	6071      	str	r1, [r6, #4]
    while (rxLength > 0U)
 8001988:	2b00      	cmp	r3, #0
 800198a:	d01f      	beq.n	80019cc <RI_GetRegCommandParser+0x70>
 800198c:	18e3      	adds	r3, r4, r3
      regID = *dataElementID & REG_MASK;
      typeID = (uint8_t)*dataElementID & TYPE_MASK;

      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));

      if (motorID > NBR_OF_MOTORS)
 800198e:	3206      	adds	r2, #6
    while (rxLength > 0U)
 8001990:	b29b      	uxth	r3, r3
      if (motorID > NBR_OF_MOTORS)
 8001992:	4690      	mov	r8, r2
    while (rxLength > 0U)
 8001994:	469a      	mov	sl, r3
      if (motorID > NBR_OF_MOTORS)
 8001996:	4643      	mov	r3, r8
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8001998:	7822      	ldrb	r2, [r4, #0]
      regID = *dataElementID & REG_MASK;
 800199a:	8820      	ldrh	r0, [r4, #0]
      if (motorID > NBR_OF_MOTORS)
 800199c:	4213      	tst	r3, r2
 800199e:	d115      	bne.n	80019cc <RI_GetRegCommandParser+0x70>
      regID = *dataElementID & REG_MASK;
 80019a0:	2307      	movs	r3, #7
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80019a2:	4398      	bics	r0, r3
 80019a4:	4013      	ands	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	9500      	str	r5, [sp, #0]
 80019aa:	58f3      	ldr	r3, [r6, r3]
 80019ac:	2138      	movs	r1, #56	; 0x38
 80019ae:	469b      	mov	fp, r3
 80019b0:	230e      	movs	r3, #14
 80019b2:	4011      	ands	r1, r2
 80019b4:	446b      	add	r3, sp
 80019b6:	464a      	mov	r2, r9
 80019b8:	47d8      	blx	fp
        if (retVal == MCP_CMD_OK )
 80019ba:	2800      	cmp	r0, #0
 80019bc:	d008      	beq.n	80019d0 <RI_GetRegCommandParser+0x74>
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80019be:	b007      	add	sp, #28
 80019c0:	bcf0      	pop	{r4, r5, r6, r7}
 80019c2:	46bb      	mov	fp, r7
 80019c4:	46b2      	mov	sl, r6
 80019c6:	46a9      	mov	r9, r5
 80019c8:	46a0      	mov	r8, r4
 80019ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t retVal = MCP_CMD_NOK;
 80019cc:	2001      	movs	r0, #1
 80019ce:	e7f6      	b.n	80019be <RI_GetRegCommandParser+0x62>
          txData = txData+size;
 80019d0:	466b      	mov	r3, sp
          pHandle->txLength += size;
 80019d2:	89fa      	ldrh	r2, [r7, #14]
          txData = txData+size;
 80019d4:	89db      	ldrh	r3, [r3, #14]
    while (rxLength > 0U)
 80019d6:	3402      	adds	r4, #2
          pHandle->txLength += size;
 80019d8:	189a      	adds	r2, r3, r2
          freeSpaceS16 = freeSpaceS16-size;
 80019da:	1aed      	subs	r5, r5, r3
          txData = txData+size;
 80019dc:	4499      	add	r9, r3
    while (rxLength > 0U)
 80019de:	b2a3      	uxth	r3, r4
          pHandle->txLength += size;
 80019e0:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80019e2:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 80019e4:	459a      	cmp	sl, r3
 80019e6:	d1d6      	bne.n	8001996 <RI_GetRegCommandParser+0x3a>
 80019e8:	e7e9      	b.n	80019be <RI_GetRegCommandParser+0x62>
 80019ea:	46c0      	nop			; (mov r8, r8)
 80019ec:	08001da5 	.word	0x08001da5
 80019f0:	08001e51 	.word	0x08001e51

080019f4 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 80019f6:	6847      	ldr	r7, [r0, #4]
{
 80019f8:	0004      	movs	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80019fa:	883b      	ldrh	r3, [r7, #0]
 80019fc:	2107      	movs	r1, #7
 80019fe:	001a      	movs	r2, r3

    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001a00:	2080      	movs	r0, #128	; 0x80
 8001a02:	25ff      	movs	r5, #255	; 0xff
 8001a04:	001e      	movs	r6, r3
{
 8001a06:	b083      	sub	sp, #12
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001a08:	438a      	bics	r2, r1
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001a0a:	0040      	lsls	r0, r0, #1
 8001a0c:	43ae      	bics	r6, r5
 8001a0e:	4286      	cmp	r6, r0
 8001a10:	d028      	beq.n	8001a64 <MCP_ReceivedPacket+0x70>
    else
    {
      /* Nothing to do */
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8001a12:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001a14:	4019      	ands	r1, r3

    /* Removing MCP Header from RxBuffer */
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a16:	89a5      	ldrh	r5, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001a18:	00ce      	lsls	r6, r1, #3
 8001a1a:	4b3f      	ldr	r3, [pc, #252]	; (8001b18 <MCP_ReceivedPacket+0x124>)
 8001a1c:	1a76      	subs	r6, r6, r1
 8001a1e:	00b6      	lsls	r6, r6, #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a20:	3d02      	subs	r5, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001a22:	18f6      	adds	r6, r6, r3
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a24:	b2ad      	uxth	r5, r5
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001a26:	6823      	ldr	r3, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001a28:	3702      	adds	r7, #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a2a:	81a5      	strh	r5, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001a2c:	6067      	str	r7, [r4, #4]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001a2e:	8999      	ldrh	r1, [r3, #12]

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8001a30:	2300      	movs	r3, #0
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001a32:	3901      	subs	r1, #1
 8001a34:	b289      	uxth	r1, r1
    pHandle->txLength = 0U;
 8001a36:	81e3      	strh	r3, [r4, #14]

    switch (command)
 8001a38:	2a38      	cmp	r2, #56	; 0x38
 8001a3a:	d80c      	bhi.n	8001a56 <MCP_ReceivedPacket+0x62>
 8001a3c:	4b37      	ldr	r3, [pc, #220]	; (8001b1c <MCP_ReceivedPacket+0x128>)
 8001a3e:	0092      	lsls	r2, r2, #2
 8001a40:	589b      	ldr	r3, [r3, r2]
 8001a42:	469f      	mov	pc, r3
 8001a44:	2600      	movs	r6, #0
 8001a46:	2302      	movs	r3, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001a48:	68a2      	ldr	r2, [r4, #8]
 8001a4a:	5593      	strb	r3, [r2, r6]
    pHandle->txLength++;
 8001a4c:	89e3      	ldrh	r3, [r4, #14]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8001a52:	b003      	add	sp, #12
 8001a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 8001a56:	2600      	movs	r6, #0
 8001a58:	2302      	movs	r3, #2
 8001a5a:	4282      	cmp	r2, r0
 8001a5c:	d1f4      	bne.n	8001a48 <MCP_ReceivedPacket+0x54>
  uint8_t userCommand=0;
 8001a5e:	0030      	movs	r0, r6
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001a60:	b20a      	sxth	r2, r1
 8001a62:	e04a      	b.n	8001afa <MCP_ReceivedPacket+0x106>
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a64:	89a5      	ldrh	r5, [r4, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001a66:	6823      	ldr	r3, [r4, #0]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a68:	3d02      	subs	r5, #2
 8001a6a:	b2ad      	uxth	r5, r5
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001a6c:	3702      	adds	r7, #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001a6e:	81a5      	strh	r5, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001a70:	6067      	str	r7, [r4, #4]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001a72:	8999      	ldrh	r1, [r3, #12]
    pHandle->txLength = 0U;
 8001a74:	2300      	movs	r3, #0
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	08d0      	lsrs	r0, r2, #3
    pHandle->txLength = 0U;
 8001a7a:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001a7c:	2a0f      	cmp	r2, #15
 8001a7e:	d93a      	bls.n	8001af6 <MCP_ReceivedPacket+0x102>
        MCPResponse = MCP_CMD_OK;
 8001a80:	2600      	movs	r6, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8001a82:	230d      	movs	r3, #13
 8001a84:	e7e0      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
        if (IDLE == MCI_GetSTMState(pMCI))
 8001a86:	0030      	movs	r0, r6
 8001a88:	f7ff fa8a 	bl	8000fa0 <MCI_GetSTMState>
 8001a8c:	2800      	cmp	r0, #0
 8001a8e:	d005      	beq.n	8001a9c <MCP_ReceivedPacket+0xa8>
          (void)MCI_StopMotor(pMCI);
 8001a90:	0030      	movs	r0, r6
 8001a92:	f7ff faa3 	bl	8000fdc <MCI_StopMotor>
          MCPResponse = MCP_CMD_OK;
 8001a96:	2300      	movs	r3, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001a98:	89e6      	ldrh	r6, [r4, #14]
 8001a9a:	e7d5      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8001a9c:	0030      	movs	r0, r6
 8001a9e:	f7ff fa85 	bl	8000fac <MCI_StartMotor>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	4043      	eors	r3, r0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001aa6:	89e6      	ldrh	r6, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	e7cd      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8001aac:	0020      	movs	r0, r4
 8001aae:	f7ff ff55 	bl	800195c <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001ab2:	89e6      	ldrh	r6, [r4, #14]
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8001ab4:	0003      	movs	r3, r0
        break;
 8001ab6:	e7c7      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
        pHandle->txLength = 4U;
 8001ab8:	2304      	movs	r3, #4
        *pHandle->txBuffer = MCP_VERSION;
 8001aba:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 8001abc:	81e3      	strh	r3, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8001abe:	68a3      	ldr	r3, [r4, #8]
 8001ac0:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001ac2:	89e6      	ldrh	r6, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001ac4:	2300      	movs	r3, #0
        break;
 8001ac6:	e7bf      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8001ac8:	0020      	movs	r0, r4
 8001aca:	f7ff fed3 	bl	8001874 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001ace:	89e6      	ldrh	r6, [r4, #14]
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8001ad0:	0003      	movs	r3, r0
        break;
 8001ad2:	e7b9      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
        if (RUN == MCI_GetSTMState(pMCI))
 8001ad4:	0030      	movs	r0, r6
 8001ad6:	f7ff fa63 	bl	8000fa0 <MCI_GetSTMState>
 8001ada:	2806      	cmp	r0, #6
 8001adc:	d1db      	bne.n	8001a96 <MCP_ReceivedPacket+0xa2>
          MCI_StopRamp(pMCI);
 8001ade:	0030      	movs	r0, r6
 8001ae0:	f7ff fac8 	bl	8001074 <MCI_StopRamp>
        MCPResponse = MCP_CMD_OK;
 8001ae4:	2300      	movs	r3, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001ae6:	89e6      	ldrh	r6, [r4, #14]
 8001ae8:	e7ae      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
        (void)MCI_FaultAcknowledged(pMCI);
 8001aea:	0030      	movs	r0, r6
 8001aec:	f7ff fa94 	bl	8001018 <MCI_FaultAcknowledged>
        MCPResponse = MCP_CMD_OK;
 8001af0:	2300      	movs	r3, #0
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001af2:	89e6      	ldrh	r6, [r4, #14]
        break;
 8001af4:	e7a8      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001af6:	3901      	subs	r1, #1
 8001af8:	b20a      	sxth	r2, r1
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <MCP_ReceivedPacket+0x12c>)
 8001afc:	0080      	lsls	r0, r0, #2
 8001afe:	58c6      	ldr	r6, [r0, r3]
 8001b00:	2e00      	cmp	r6, #0
 8001b02:	d0bd      	beq.n	8001a80 <MCP_ReceivedPacket+0x8c>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8001b04:	68a3      	ldr	r3, [r4, #8]
 8001b06:	0039      	movs	r1, r7
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	0023      	movs	r3, r4
 8001b0c:	0028      	movs	r0, r5
 8001b0e:	330e      	adds	r3, #14
 8001b10:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001b12:	89e6      	ldrh	r6, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8001b14:	0003      	movs	r3, r0
 8001b16:	e797      	b.n	8001a48 <MCP_ReceivedPacket+0x54>
 8001b18:	20000554 	.word	0x20000554
 8001b1c:	08005df8 	.word	0x08005df8
 8001b20:	200006a4 	.word	0x200006a4

08001b24 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001b24:	b510      	push	{r4, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8001b26:	f001 fdd3 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 8001b2a:	21fa      	movs	r1, #250	; 0xfa
 8001b2c:	00c9      	lsls	r1, r1, #3
 8001b2e:	f7fe faeb 	bl	8000108 <__udivsi3>
 8001b32:	f001 f941 	bl	8002db8 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8001b36:	2001      	movs	r0, #1
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <MX_MotorControl_Init+0x2c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	6819      	ldr	r1, [r3, #0]
 8001b3e:	4240      	negs	r0, r0
 8001b40:	f001 f8fc 	bl	8002d3c <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8001b44:	4803      	ldr	r0, [pc, #12]	; (8001b54 <MX_MotorControl_Init+0x30>)
 8001b46:	f7ff facd 	bl	80010e4 <MCboot>
  mc_lock_pins();
 8001b4a:	f7ff fe15 	bl	8001778 <mc_lock_pins>
}
 8001b4e:	bd10      	pop	{r4, pc}
 8001b50:	20000310 	.word	0x20000310
 8001b54:	200006ac 	.word	0x200006ac

08001b58 <RI_SetRegisterGlobal>:
#include "mcp.h"
#include "mcp_config.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8001b58:	b530      	push	{r4, r5, lr}
 8001b5a:	ac03      	add	r4, sp, #12
 8001b5c:	2500      	movs	r5, #0
 8001b5e:	5f64      	ldrsh	r4, [r4, r5]
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 8001b60:	2918      	cmp	r1, #24
 8001b62:	d031      	beq.n	8001bc8 <RI_SetRegisterGlobal+0x70>
 8001b64:	d815      	bhi.n	8001b92 <RI_SetRegisterGlobal+0x3a>
 8001b66:	2908      	cmp	r1, #8
 8001b68:	d039      	beq.n	8001bde <RI_SetRegisterGlobal+0x86>
 8001b6a:	2910      	cmp	r1, #16
 8001b6c:	d133      	bne.n	8001bd6 <RI_SetRegisterGlobal+0x7e>
      break;
    }

    case TYPE_DATA_16BIT:
    {
      switch (regID)
 8001b6e:	22e5      	movs	r2, #229	; 0xe5
 8001b70:	0112      	lsls	r2, r2, #4
 8001b72:	4290      	cmp	r0, r2
 8001b74:	d03a      	beq.n	8001bec <RI_SetRegisterGlobal+0x94>
 8001b76:	d91e      	bls.n	8001bb6 <RI_SetRegisterGlobal+0x5e>
 8001b78:	22e9      	movs	r2, #233	; 0xe9
 8001b7a:	0112      	lsls	r2, r2, #4
 8001b7c:	4290      	cmp	r0, r2
 8001b7e:	d035      	beq.n	8001bec <RI_SetRegisterGlobal+0x94>
 8001b80:	4a1e      	ldr	r2, [pc, #120]	; (8001bfc <RI_SetRegisterGlobal+0xa4>)
 8001b82:	4694      	mov	ip, r2
 8001b84:	4460      	add	r0, ip
 8001b86:	1e42      	subs	r2, r0, #1
 8001b88:	4190      	sbcs	r0, r2
 8001b8a:	3004      	adds	r0, #4
        {
          retVal = MCP_ERROR_UNKNOWN_REG;
          break;
        }
      }
      *size = 2;
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	801a      	strh	r2, [r3, #0]
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
      break;
    }
  }
  return (retVal);
}
 8001b90:	bd30      	pop	{r4, r5, pc}
  switch(typeID)
 8001b92:	2928      	cmp	r1, #40	; 0x28
 8001b94:	d11f      	bne.n	8001bd6 <RI_SetRegisterGlobal+0x7e>
      *size = rawSize + 2U;
 8001b96:	8812      	ldrh	r2, [r2, #0]
      if (*size > (uint16_t)dataAvailable)
 8001b98:	b2a4      	uxth	r4, r4
      *size = rawSize + 2U;
 8001b9a:	3202      	adds	r2, #2
 8001b9c:	b292      	uxth	r2, r2
 8001b9e:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 8001ba0:	42a2      	cmp	r2, r4
 8001ba2:	d825      	bhi.n	8001bf0 <RI_SetRegisterGlobal+0x98>
        switch (regID)
 8001ba4:	28e8      	cmp	r0, #232	; 0xe8
 8001ba6:	d027      	beq.n	8001bf8 <RI_SetRegisterGlobal+0xa0>
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	4398      	bics	r0, r3
            retVal = MCP_ERROR_RO_REG;
 8001bac:	3828      	subs	r0, #40	; 0x28
 8001bae:	1e43      	subs	r3, r0, #1
 8001bb0:	4198      	sbcs	r0, r3
 8001bb2:	3004      	adds	r0, #4
 8001bb4:	e7ec      	b.n	8001b90 <RI_SetRegisterGlobal+0x38>
 8001bb6:	2240      	movs	r2, #64	; 0x40
 8001bb8:	4390      	bics	r0, r2
 8001bba:	4a11      	ldr	r2, [pc, #68]	; (8001c00 <RI_SetRegisterGlobal+0xa8>)
 8001bbc:	4694      	mov	ip, r2
 8001bbe:	4460      	add	r0, ip
 8001bc0:	1e42      	subs	r2, r0, #1
 8001bc2:	4190      	sbcs	r0, r2
 8001bc4:	3004      	adds	r0, #4
 8001bc6:	e7e1      	b.n	8001b8c <RI_SetRegisterGlobal+0x34>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8001bc8:	3818      	subs	r0, #24
 8001bca:	1e42      	subs	r2, r0, #1
 8001bcc:	4190      	sbcs	r0, r2
      *size = 4;
 8001bce:	2204      	movs	r2, #4
          retVal = MCP_ERROR_UNKNOWN_REG;
 8001bd0:	3004      	adds	r0, #4
      *size = 4;
 8001bd2:	801a      	strh	r2, [r3, #0]
      break;
 8001bd4:	e7dc      	b.n	8001b90 <RI_SetRegisterGlobal+0x38>
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8001bd6:	2200      	movs	r2, #0
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8001bd8:	2007      	movs	r0, #7
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8001bda:	801a      	strh	r2, [r3, #0]
      break;
 8001bdc:	e7d8      	b.n	8001b90 <RI_SetRegisterGlobal+0x38>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8001bde:	3848      	subs	r0, #72	; 0x48
 8001be0:	1e42      	subs	r2, r0, #1
 8001be2:	4190      	sbcs	r0, r2
      *size = 1;
 8001be4:	2201      	movs	r2, #1
          retVal = MCP_ERROR_UNKNOWN_REG;
 8001be6:	3004      	adds	r0, #4
      *size = 1;
 8001be8:	801a      	strh	r2, [r3, #0]
      break;
 8001bea:	e7d1      	b.n	8001b90 <RI_SetRegisterGlobal+0x38>
  uint8_t retVal = MCP_CMD_OK;
 8001bec:	2000      	movs	r0, #0
 8001bee:	e7cd      	b.n	8001b8c <RI_SetRegisterGlobal+0x34>
        *size = 0;
 8001bf0:	2200      	movs	r2, #0
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8001bf2:	200a      	movs	r0, #10
        *size = 0;
 8001bf4:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8001bf6:	e7cb      	b.n	8001b90 <RI_SetRegisterGlobal+0x38>
            retVal = MCP_ERROR_RO_REG;
 8001bf8:	2004      	movs	r0, #4
 8001bfa:	e7c9      	b.n	8001b90 <RI_SetRegisterGlobal+0x38>
 8001bfc:	ffffe4a8 	.word	0xffffe4a8
 8001c00:	fffffa70 	.word	0xfffffa70

08001c04 <RI_SetRegisterMotor1>:

uint8_t RI_SetRegisterMotor1(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8001c04:	b570      	push	{r4, r5, r6, lr}
 8001c06:	001d      	movs	r5, r3
 8001c08:	ab04      	add	r3, sp, #16
 8001c0a:	2400      	movs	r4, #0
 8001c0c:	5f1b      	ldrsh	r3, [r3, r4]
  uint8_t retVal = MCP_CMD_OK;
  uint8_t motorID=0;
  MCI_Handle_t *pMCIN = &Mci[motorID];

  switch(typeID)
 8001c0e:	2918      	cmp	r1, #24
 8001c10:	d04f      	beq.n	8001cb2 <RI_SetRegisterMotor1+0xae>
 8001c12:	d81e      	bhi.n	8001c52 <RI_SetRegisterMotor1+0x4e>
 8001c14:	2908      	cmp	r1, #8
 8001c16:	d05c      	beq.n	8001cd2 <RI_SetRegisterMotor1+0xce>
 8001c18:	2910      	cmp	r1, #16
 8001c1a:	d156      	bne.n	8001cca <RI_SetRegisterMotor1+0xc6>
      break;
    }

    case TYPE_DATA_16BIT:
    {
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8001c1c:	2388      	movs	r3, #136	; 0x88
 8001c1e:	8811      	ldrh	r1, [r2, #0]
      switch (regID)
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4298      	cmp	r0, r3
 8001c24:	d100      	bne.n	8001c28 <RI_SetRegisterMotor1+0x24>
 8001c26:	e091      	b.n	8001d4c <RI_SetRegisterMotor1+0x148>
 8001c28:	d92e      	bls.n	8001c88 <RI_SetRegisterMotor1+0x84>
 8001c2a:	23e5      	movs	r3, #229	; 0xe5
 8001c2c:	011b      	lsls	r3, r3, #4
 8001c2e:	4298      	cmp	r0, r3
 8001c30:	d100      	bne.n	8001c34 <RI_SetRegisterMotor1+0x30>
 8001c32:	e081      	b.n	8001d38 <RI_SetRegisterMotor1+0x134>
 8001c34:	d933      	bls.n	8001c9e <RI_SetRegisterMotor1+0x9a>
 8001c36:	23e9      	movs	r3, #233	; 0xe9
  uint8_t retVal = MCP_CMD_OK;
 8001c38:	2400      	movs	r4, #0
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	4298      	cmp	r0, r3
 8001c3e:	d004      	beq.n	8001c4a <RI_SetRegisterMotor1+0x46>
 8001c40:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <RI_SetRegisterMotor1+0x18c>)
 8001c42:	18c4      	adds	r4, r0, r3
 8001c44:	1e63      	subs	r3, r4, #1
 8001c46:	419c      	sbcs	r4, r3
 8001c48:	3404      	adds	r4, #4
        {
          retVal = MCP_ERROR_UNKNOWN_REG;
          break;
        }
      }
      *size = 2;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	802b      	strh	r3, [r5, #0]
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
      break;
    }
  }
  return (retVal);
}
 8001c4e:	0020      	movs	r0, r4
 8001c50:	bd70      	pop	{r4, r5, r6, pc}
  switch(typeID)
 8001c52:	2928      	cmp	r1, #40	; 0x28
 8001c54:	d139      	bne.n	8001cca <RI_SetRegisterMotor1+0xc6>
      *size = rawSize + 2U;
 8001c56:	8811      	ldrh	r1, [r2, #0]
      if (*size > (uint16_t)dataAvailable)
 8001c58:	b29b      	uxth	r3, r3
      *size = rawSize + 2U;
 8001c5a:	3102      	adds	r1, #2
 8001c5c:	b289      	uxth	r1, r1
 8001c5e:	8029      	strh	r1, [r5, #0]
      if (*size > (uint16_t)dataAvailable)
 8001c60:	4299      	cmp	r1, r3
 8001c62:	d85d      	bhi.n	8001d20 <RI_SetRegisterMotor1+0x11c>
        switch (regID)
 8001c64:	23d4      	movs	r3, #212	; 0xd4
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4298      	cmp	r0, r3
 8001c6a:	d100      	bne.n	8001c6e <RI_SetRegisterMotor1+0x6a>
 8001c6c:	e07e      	b.n	8001d6c <RI_SetRegisterMotor1+0x168>
 8001c6e:	d900      	bls.n	8001c72 <RI_SetRegisterMotor1+0x6e>
 8001c70:	e08b      	b.n	8001d8a <RI_SetRegisterMotor1+0x186>
            retVal = MCP_ERROR_RO_REG;
 8001c72:	2404      	movs	r4, #4
 8001c74:	28e8      	cmp	r0, #232	; 0xe8
 8001c76:	d0ea      	beq.n	8001c4e <RI_SetRegisterMotor1+0x4a>
 8001c78:	3b29      	subs	r3, #41	; 0x29
 8001c7a:	3bff      	subs	r3, #255	; 0xff
 8001c7c:	4398      	bics	r0, r3
 8001c7e:	3828      	subs	r0, #40	; 0x28
 8001c80:	1e43      	subs	r3, r0, #1
 8001c82:	4198      	sbcs	r0, r3
 8001c84:	1d04      	adds	r4, r0, #4
 8001c86:	e7e2      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
 8001c88:	2890      	cmp	r0, #144	; 0x90
 8001c8a:	d04f      	beq.n	8001d2c <RI_SetRegisterMotor1+0x128>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8001c8c:	2405      	movs	r4, #5
 8001c8e:	28d0      	cmp	r0, #208	; 0xd0
 8001c90:	d1db      	bne.n	8001c4a <RI_SetRegisterMotor1+0x46>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8001c92:	4840      	ldr	r0, [pc, #256]	; (8001d94 <RI_SetRegisterMotor1+0x190>)
 8001c94:	b209      	sxth	r1, r1
 8001c96:	f002 ffb9 	bl	8004c0c <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8001c9a:	2400      	movs	r4, #0
          break;
 8001c9c:	e7d5      	b.n	8001c4a <RI_SetRegisterMotor1+0x46>
 8001c9e:	2340      	movs	r3, #64	; 0x40
 8001ca0:	4398      	bics	r0, r3
 8001ca2:	4b3d      	ldr	r3, [pc, #244]	; (8001d98 <RI_SetRegisterMotor1+0x194>)
 8001ca4:	0004      	movs	r4, r0
 8001ca6:	469c      	mov	ip, r3
 8001ca8:	4464      	add	r4, ip
 8001caa:	1e63      	subs	r3, r4, #1
 8001cac:	419c      	sbcs	r4, r3
 8001cae:	3404      	adds	r4, #4
 8001cb0:	e7cb      	b.n	8001c4a <RI_SetRegisterMotor1+0x46>
      switch (regID)
 8001cb2:	2858      	cmp	r0, #88	; 0x58
 8001cb4:	d048      	beq.n	8001d48 <RI_SetRegisterMotor1+0x144>
 8001cb6:	2898      	cmp	r0, #152	; 0x98
 8001cb8:	d026      	beq.n	8001d08 <RI_SetRegisterMotor1+0x104>
          retVal = MCP_ERROR_RO_REG;
 8001cba:	3818      	subs	r0, #24
 8001cbc:	0004      	movs	r4, r0
 8001cbe:	1e63      	subs	r3, r4, #1
 8001cc0:	419c      	sbcs	r4, r3
 8001cc2:	3404      	adds	r4, #4
      *size = 4;
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	802b      	strh	r3, [r5, #0]
      break;
 8001cc8:	e7c1      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8001cca:	2300      	movs	r3, #0
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8001ccc:	2407      	movs	r4, #7
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8001cce:	802b      	strh	r3, [r5, #0]
      break;
 8001cd0:	e7bd      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
      switch (regID)
 8001cd2:	23d9      	movs	r3, #217	; 0xd9
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	4298      	cmp	r0, r3
 8001cd8:	d030      	beq.n	8001d3c <RI_SetRegisterMotor1+0x138>
 8001cda:	d80b      	bhi.n	8001cf4 <RI_SetRegisterMotor1+0xf0>
            retVal = MCP_ERROR_RO_REG;
 8001cdc:	2404      	movs	r4, #4
 8001cde:	2848      	cmp	r0, #72	; 0x48
 8001ce0:	d005      	beq.n	8001cee <RI_SetRegisterMotor1+0xea>
 8001ce2:	2888      	cmp	r0, #136	; 0x88
 8001ce4:	d120      	bne.n	8001d28 <RI_SetRegisterMotor1+0x124>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8001ce6:	7813      	ldrb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8001ce8:	2400      	movs	r4, #0
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	d034      	beq.n	8001d58 <RI_SetRegisterMotor1+0x154>
      *size = 1;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	802b      	strh	r3, [r5, #0]
      break;
 8001cf2:	e7ac      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
 8001cf4:	23e1      	movs	r3, #225	; 0xe1
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	4298      	cmp	r0, r3
 8001cfa:	d115      	bne.n	8001d28 <RI_SetRegisterMotor1+0x124>
          PWMC_SetQuasiSynchState(&(&PWM_Handle_M1)->_Super, regdata8);
 8001cfc:	7811      	ldrb	r1, [r2, #0]
 8001cfe:	4827      	ldr	r0, [pc, #156]	; (8001d9c <RI_SetRegisterMotor1+0x198>)
 8001d00:	f002 ffee 	bl	8004ce0 <PWMC_SetQuasiSynchState>
  uint8_t retVal = MCP_CMD_OK;
 8001d04:	2400      	movs	r4, #0
          break;
 8001d06:	e7f2      	b.n	8001cee <RI_SetRegisterMotor1+0xea>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8001d08:	2300      	movs	r3, #0
 8001d0a:	5ed0      	ldrsh	r0, [r2, r3]
 8001d0c:	2106      	movs	r1, #6
 8001d0e:	f7fe fa85 	bl	800021c <__divsi3>
 8001d12:	2200      	movs	r2, #0
 8001d14:	b201      	sxth	r1, r0
 8001d16:	4822      	ldr	r0, [pc, #136]	; (8001da0 <RI_SetRegisterMotor1+0x19c>)
 8001d18:	f7ff f90a 	bl	8000f30 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8001d1c:	2400      	movs	r4, #0
          break;
 8001d1e:	e7d1      	b.n	8001cc4 <RI_SetRegisterMotor1+0xc0>
        *size = 0;
 8001d20:	2300      	movs	r3, #0
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8001d22:	240a      	movs	r4, #10
        *size = 0;
 8001d24:	802b      	strh	r3, [r5, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8001d26:	e792      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
 8001d28:	2405      	movs	r4, #5
 8001d2a:	e7e0      	b.n	8001cee <RI_SetRegisterMotor1+0xea>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8001d2c:	4819      	ldr	r0, [pc, #100]	; (8001d94 <RI_SetRegisterMotor1+0x190>)
 8001d2e:	b209      	sxth	r1, r1
 8001d30:	f002 ff6a 	bl	8004c08 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8001d34:	2400      	movs	r4, #0
          break;
 8001d36:	e788      	b.n	8001c4a <RI_SetRegisterMotor1+0x46>
  uint8_t retVal = MCP_CMD_OK;
 8001d38:	2400      	movs	r4, #0
 8001d3a:	e786      	b.n	8001c4a <RI_SetRegisterMotor1+0x46>
          PWMC_SetFastDemagState(&(&PWM_Handle_M1)->_Super, regdata8);
 8001d3c:	7811      	ldrb	r1, [r2, #0]
 8001d3e:	4817      	ldr	r0, [pc, #92]	; (8001d9c <RI_SetRegisterMotor1+0x198>)
 8001d40:	f002 ffc8 	bl	8004cd4 <PWMC_SetFastDemagState>
  uint8_t retVal = MCP_CMD_OK;
 8001d44:	2400      	movs	r4, #0
          break;
 8001d46:	e7d2      	b.n	8001cee <RI_SetRegisterMotor1+0xea>
          retVal = MCP_ERROR_RO_REG;
 8001d48:	2404      	movs	r4, #4
 8001d4a:	e7bb      	b.n	8001cc4 <RI_SetRegisterMotor1+0xc0>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8001d4c:	4811      	ldr	r0, [pc, #68]	; (8001d94 <RI_SetRegisterMotor1+0x190>)
 8001d4e:	b209      	sxth	r1, r1
 8001d50:	f002 ff6a 	bl	8004c28 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 8001d54:	2400      	movs	r4, #0
          break;
 8001d56:	e778      	b.n	8001c4a <RI_SetRegisterMotor1+0x46>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8001d58:	4e11      	ldr	r6, [pc, #68]	; (8001da0 <RI_SetRegisterMotor1+0x19c>)
 8001d5a:	0030      	movs	r0, r6
 8001d5c:	f7ff f998 	bl	8001090 <MCI_GetMecSpeedRefUnit>
 8001d60:	2200      	movs	r2, #0
 8001d62:	0001      	movs	r1, r0
 8001d64:	0030      	movs	r0, r6
 8001d66:	f7ff f8e3 	bl	8000f30 <MCI_ExecSpeedRamp>
 8001d6a:	e7c0      	b.n	8001cee <RI_SetRegisterMotor1+0xea>
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 8001d6c:	8890      	ldrh	r0, [r2, #4]
 8001d6e:	8853      	ldrh	r3, [r2, #2]
 8001d70:	0400      	lsls	r0, r0, #16
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8001d72:	2106      	movs	r1, #6
            rpm = (((int32_t)(*(int16_t *)&rawData[2])) << 16) | *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 8001d74:	4318      	orrs	r0, r3
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8001d76:	88d4      	ldrh	r4, [r2, #6]
 8001d78:	f7fe fa50 	bl	800021c <__divsi3>
 8001d7c:	0022      	movs	r2, r4
 8001d7e:	b201      	sxth	r1, r0
 8001d80:	4807      	ldr	r0, [pc, #28]	; (8001da0 <RI_SetRegisterMotor1+0x19c>)
 8001d82:	f7ff f8d5 	bl	8000f30 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8001d86:	2400      	movs	r4, #0
            break;
 8001d88:	e761      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
 8001d8a:	2405      	movs	r4, #5
 8001d8c:	e75f      	b.n	8001c4e <RI_SetRegisterMotor1+0x4a>
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	ffffe4a8 	.word	0xffffe4a8
 8001d94:	20000114 	.word	0x20000114
 8001d98:	fffffa70 	.word	0xfffffa70
 8001d9c:	20000140 	.word	0x20000140
 8001da0:	20000554 	.word	0x20000554

08001da4 <RI_GetRegisterGlobal>:

uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8001da4:	b570      	push	{r4, r5, r6, lr}
    uint8_t retVal = MCP_CMD_OK;
    switch (typeID)
 8001da6:	000c      	movs	r4, r1
 8001da8:	3c08      	subs	r4, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8001daa:	001e      	movs	r6, r3
    switch (typeID)
 8001dac:	b2e4      	uxtb	r4, r4
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8001dae:	ab04      	add	r3, sp, #16
 8001db0:	0005      	movs	r5, r0
 8001db2:	2000      	movs	r0, #0
 8001db4:	5e1b      	ldrsh	r3, [r3, r0]
    switch (typeID)
 8001db6:	2c20      	cmp	r4, #32
 8001db8:	d803      	bhi.n	8001dc2 <RI_GetRegisterGlobal+0x1e>
 8001dba:	4821      	ldr	r0, [pc, #132]	; (8001e40 <RI_GetRegisterGlobal+0x9c>)
 8001dbc:	00a4      	lsls	r4, r4, #2
 8001dbe:	5900      	ldr	r0, [r0, r4]
 8001dc0:	4687      	mov	pc, r0
 8001dc2:	2007      	movs	r0, #7
        retVal = MCP_ERROR_BAD_DATA_TYPE;
        break;
      }
    }
  return (retVal);
}
 8001dc4:	bd70      	pop	{r4, r5, r6, pc}
        switch (regID)
 8001dc6:	2d28      	cmp	r5, #40	; 0x28
 8001dc8:	d025      	beq.n	8001e16 <RI_GetRegisterGlobal+0x72>
        *size = (*rawSize) + 2U;
 8001dca:	8813      	ldrh	r3, [r2, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8001dcc:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8001dce:	3302      	adds	r3, #2
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	8033      	strh	r3, [r6, #0]
        break;
 8001dd4:	e7f6      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001dd6:	0008      	movs	r0, r1
        if (freeSpace > 0)
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	ddf3      	ble.n	8001dc4 <RI_GetRegisterGlobal+0x20>
          *size = 1;
 8001ddc:	2301      	movs	r3, #1
              retVal = MCP_ERROR_UNKNOWN_REG;
 8001dde:	2005      	movs	r0, #5
          *size = 1;
 8001de0:	8033      	strh	r3, [r6, #0]
 8001de2:	e7ef      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
        if (freeSpace >= 2)
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	dd28      	ble.n	8001e3a <RI_GetRegisterGlobal+0x96>
          switch (regID)
 8001de8:	4b16      	ldr	r3, [pc, #88]	; (8001e44 <RI_GetRegisterGlobal+0xa0>)
 8001dea:	4a17      	ldr	r2, [pc, #92]	; (8001e48 <RI_GetRegisterGlobal+0xa4>)
 8001dec:	18eb      	adds	r3, r5, r3
 8001dee:	4013      	ands	r3, r2
    uint8_t retVal = MCP_CMD_OK;
 8001df0:	1e5a      	subs	r2, r3, #1
 8001df2:	4193      	sbcs	r3, r2
 8001df4:	2005      	movs	r0, #5
 8001df6:	425b      	negs	r3, r3
 8001df8:	4018      	ands	r0, r3
          *size = 2;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	8033      	strh	r3, [r6, #0]
 8001dfe:	e7e1      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001e00:	2008      	movs	r0, #8
        if (freeSpace >= 4)
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	ddde      	ble.n	8001dc4 <RI_GetRegisterGlobal+0x20>
          *size = 4;
 8001e06:	2304      	movs	r3, #4
              retVal = MCP_ERROR_UNKNOWN_REG;
 8001e08:	3803      	subs	r0, #3
          *size = 4;
 8001e0a:	8033      	strh	r3, [r6, #0]
 8001e0c:	e7da      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
            *size= 0 ; /* */
 8001e0e:	2300      	movs	r3, #0
            retVal = MCP_ERROR_UNKNOWN_REG;
 8001e10:	2005      	movs	r0, #5
            *size= 0 ; /* */
 8001e12:	8033      	strh	r3, [r6, #0]
            break;
 8001e14:	e7d6      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8001e16:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8001e18:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8001e1a:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8001e1c:	2b0b      	cmp	r3, #11
 8001e1e:	d803      	bhi.n	8001e28 <RI_GetRegisterGlobal+0x84>
 8001e20:	230c      	movs	r3, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001e22:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8001e24:	8033      	strh	r3, [r6, #0]
        break;
 8001e26:	e7cd      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8001e28:	1c90      	adds	r0, r2, #2
 8001e2a:	4908      	ldr	r1, [pc, #32]	; (8001e4c <RI_GetRegisterGlobal+0xa8>)
 8001e2c:	220a      	movs	r2, #10
 8001e2e:	f003 feeb 	bl	8005c08 <memcpy>
 8001e32:	230c      	movs	r3, #12
    uint8_t retVal = MCP_CMD_OK;
 8001e34:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8001e36:	8033      	strh	r3, [r6, #0]
        break;
 8001e38:	e7c4      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001e3a:	2008      	movs	r0, #8
 8001e3c:	e7c2      	b.n	8001dc4 <RI_GetRegisterGlobal+0x20>
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	08005edc 	.word	0x08005edc
 8001e44:	fffff1b0 	.word	0xfffff1b0
 8001e48:	0000ffbf 	.word	0x0000ffbf
 8001e4c:	08005d60 	.word	0x08005d60

08001e50 <RI_GetRegisterMotor1>:

  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8001e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t retVal = MCP_CMD_OK;
    uint8_t motorID=0;
    MCI_Handle_t *pMCIN = &Mci[motorID];
    BusVoltageSensor_Handle_t* BusVoltageSensor= &BusVoltageSensor_M1._Super;
    switch (typeID)
 8001e52:	000c      	movs	r4, r1
 8001e54:	3c08      	subs	r4, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8001e56:	001f      	movs	r7, r3
    switch (typeID)
 8001e58:	b2e4      	uxtb	r4, r4
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8001e5a:	ab06      	add	r3, sp, #24
 8001e5c:	0016      	movs	r6, r2
 8001e5e:	0005      	movs	r5, r0
 8001e60:	2200      	movs	r2, #0
 8001e62:	5e9b      	ldrsh	r3, [r3, r2]
    switch (typeID)
 8001e64:	2c20      	cmp	r4, #32
 8001e66:	d803      	bhi.n	8001e70 <RI_GetRegisterMotor1+0x20>
 8001e68:	4a6e      	ldr	r2, [pc, #440]	; (8002024 <RI_GetRegisterMotor1+0x1d4>)
 8001e6a:	00a4      	lsls	r4, r4, #2
 8001e6c:	5912      	ldr	r2, [r2, r4]
 8001e6e:	4697      	mov	pc, r2
 8001e70:	2007      	movs	r0, #7
        retVal = MCP_ERROR_BAD_DATA_TYPE;
        break;
      }
    }
    return (retVal);
  }
 8001e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rawData++;
 8001e74:	1cb0      	adds	r0, r6, #2
        switch (regID)
 8001e76:	2de8      	cmp	r5, #232	; 0xe8
 8001e78:	d06e      	beq.n	8001f58 <RI_GetRegisterMotor1+0x108>
 8001e7a:	22d4      	movs	r2, #212	; 0xd4
 8001e7c:	0052      	lsls	r2, r2, #1
 8001e7e:	4295      	cmp	r5, r2
 8001e80:	d073      	beq.n	8001f6a <RI_GetRegisterMotor1+0x11a>
 8001e82:	2da8      	cmp	r5, #168	; 0xa8
 8001e84:	d100      	bne.n	8001e88 <RI_GetRegisterMotor1+0x38>
 8001e86:	e084      	b.n	8001f92 <RI_GetRegisterMotor1+0x142>
        *size = (*rawSize) + 2U;
 8001e88:	8833      	ldrh	r3, [r6, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8001e8a:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	803b      	strh	r3, [r7, #0]
        break;
 8001e92:	e7ee      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001e94:	0008      	movs	r0, r1
        if (freeSpace > 0)
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	ddeb      	ble.n	8001e72 <RI_GetRegisterMotor1+0x22>
          switch (regID)
 8001e9a:	23d9      	movs	r3, #217	; 0xd9
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	429d      	cmp	r5, r3
 8001ea0:	d100      	bne.n	8001ea4 <RI_GetRegisterMotor1+0x54>
 8001ea2:	e09c      	b.n	8001fde <RI_GetRegisterMotor1+0x18e>
 8001ea4:	d833      	bhi.n	8001f0e <RI_GetRegisterMotor1+0xbe>
 8001ea6:	2d48      	cmp	r5, #72	; 0x48
 8001ea8:	d100      	bne.n	8001eac <RI_GetRegisterMotor1+0x5c>
 8001eaa:	e092      	b.n	8001fd2 <RI_GetRegisterMotor1+0x182>
 8001eac:	2d88      	cmp	r5, #136	; 0x88
 8001eae:	d179      	bne.n	8001fa4 <RI_GetRegisterMotor1+0x154>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8001eb0:	485d      	ldr	r0, [pc, #372]	; (8002028 <RI_GetRegisterMotor1+0x1d8>)
 8001eb2:	f7ff f8c9 	bl	8001048 <MCI_GetControlMode>
 8001eb6:	7030      	strb	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001eb8:	2000      	movs	r0, #0
          *size = 1;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	803b      	strh	r3, [r7, #0]
 8001ebe:	e7d8      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
        if (freeSpace >= 2)
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	dd45      	ble.n	8001f50 <RI_GetRegisterMotor1+0x100>
          switch (regID)
 8001ec4:	23b2      	movs	r3, #178	; 0xb2
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4298      	cmp	r0, r3
 8001eca:	d100      	bne.n	8001ece <RI_GetRegisterMotor1+0x7e>
 8001ecc:	e093      	b.n	8001ff6 <RI_GetRegisterMotor1+0x1a6>
 8001ece:	d830      	bhi.n	8001f32 <RI_GetRegisterMotor1+0xe2>
 8001ed0:	28d0      	cmp	r0, #208	; 0xd0
 8001ed2:	d100      	bne.n	8001ed6 <RI_GetRegisterMotor1+0x86>
 8001ed4:	e089      	b.n	8001fea <RI_GetRegisterMotor1+0x19a>
 8001ed6:	2388      	movs	r3, #136	; 0x88
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4298      	cmp	r0, r3
 8001edc:	d121      	bne.n	8001f22 <RI_GetRegisterMotor1+0xd2>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 8001ede:	4853      	ldr	r0, [pc, #332]	; (800202c <RI_GetRegisterMotor1+0x1dc>)
 8001ee0:	f002 fea4 	bl	8004c2c <PID_GetKD>
 8001ee4:	8030      	strh	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001ee6:	2000      	movs	r0, #0
          *size = 2;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	803b      	strh	r3, [r7, #0]
 8001eec:	e7c1      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
        if (freeSpace >= 4)
 8001eee:	2b03      	cmp	r3, #3
 8001ef0:	dd2e      	ble.n	8001f50 <RI_GetRegisterMotor1+0x100>
          switch (regID)
 8001ef2:	2858      	cmp	r0, #88	; 0x58
 8001ef4:	d067      	beq.n	8001fc6 <RI_GetRegisterMotor1+0x176>
 8001ef6:	2898      	cmp	r0, #152	; 0x98
 8001ef8:	d05c      	beq.n	8001fb4 <RI_GetRegisterMotor1+0x164>
 8001efa:	2005      	movs	r0, #5
 8001efc:	2d18      	cmp	r5, #24
 8001efe:	d053      	beq.n	8001fa8 <RI_GetRegisterMotor1+0x158>
          *size = 4;
 8001f00:	2304      	movs	r3, #4
 8001f02:	803b      	strh	r3, [r7, #0]
 8001f04:	e7b5      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
            *size= 0 ; /* */
 8001f06:	2300      	movs	r3, #0
            retVal = MCP_ERROR_UNKNOWN_REG;
 8001f08:	2005      	movs	r0, #5
            *size= 0 ; /* */
 8001f0a:	803b      	strh	r3, [r7, #0]
            break;
 8001f0c:	e7b1      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
 8001f0e:	23e1      	movs	r3, #225	; 0xe1
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	429d      	cmp	r5, r3
 8001f14:	d146      	bne.n	8001fa4 <RI_GetRegisterMotor1+0x154>
              *data = PWMC_GetQuasiSynchState(&(&PWM_Handle_M1)->_Super);
 8001f16:	4846      	ldr	r0, [pc, #280]	; (8002030 <RI_GetRegisterMotor1+0x1e0>)
 8001f18:	f002 fef2 	bl	8004d00 <PWMC_GetQuasiSynchState>
 8001f1c:	7030      	strb	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001f1e:	2000      	movs	r0, #0
              break;
 8001f20:	e7cb      	b.n	8001eba <RI_GetRegisterMotor1+0x6a>
 8001f22:	2890      	cmp	r0, #144	; 0x90
 8001f24:	d116      	bne.n	8001f54 <RI_GetRegisterMotor1+0x104>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8001f26:	4841      	ldr	r0, [pc, #260]	; (800202c <RI_GetRegisterMotor1+0x1dc>)
 8001f28:	f002 fe72 	bl	8004c10 <PID_GetKP>
 8001f2c:	8030      	strh	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001f2e:	2000      	movs	r0, #0
              break;
 8001f30:	e7da      	b.n	8001ee8 <RI_GetRegisterMotor1+0x98>
 8001f32:	4b40      	ldr	r3, [pc, #256]	; (8002034 <RI_GetRegisterMotor1+0x1e4>)
 8001f34:	4a40      	ldr	r2, [pc, #256]	; (8002038 <RI_GetRegisterMotor1+0x1e8>)
 8001f36:	18c3      	adds	r3, r0, r3
 8001f38:	4213      	tst	r3, r2
 8001f3a:	d048      	beq.n	8001fce <RI_GetRegisterMotor1+0x17e>
 8001f3c:	23ba      	movs	r3, #186	; 0xba
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4298      	cmp	r0, r3
 8001f42:	d107      	bne.n	8001f54 <RI_GetRegisterMotor1+0x104>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8001f44:	483d      	ldr	r0, [pc, #244]	; (800203c <RI_GetRegisterMotor1+0x1ec>)
 8001f46:	f002 fe47 	bl	8004bd8 <NTC_GetAvTemp_C>
 8001f4a:	8030      	strh	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001f4c:	2000      	movs	r0, #0
              break;
 8001f4e:	e7cb      	b.n	8001ee8 <RI_GetRegisterMotor1+0x98>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001f50:	2008      	movs	r0, #8
 8001f52:	e78e      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
 8001f54:	2005      	movs	r0, #5
 8001f56:	e7c7      	b.n	8001ee8 <RI_GetRegisterMotor1+0x98>
            *rawSize = (uint16_t)sizeof(SixStepFwConfig_reg_t);
 8001f58:	220b      	movs	r2, #11
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8001f5a:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(SixStepFwConfig_reg_t);
 8001f5c:	8032      	strh	r2, [r6, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8001f5e:	2b0c      	cmp	r3, #12
 8001f60:	d84f      	bhi.n	8002002 <RI_GetRegisterMotor1+0x1b2>
 8001f62:	230d      	movs	r3, #13
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001f64:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8001f66:	803b      	strh	r3, [r7, #0]
        break;
 8001f68:	e783      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
            int32_t rpm32 = ((int32_t)(MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8001f6a:	4c2f      	ldr	r4, [pc, #188]	; (8002028 <RI_GetRegisterMotor1+0x1d8>)
 8001f6c:	0020      	movs	r0, r4
 8001f6e:	f7ff f87b 	bl	8001068 <MCI_GetLastRampFinalSpeed>
 8001f72:	0043      	lsls	r3, r0, #1
 8001f74:	1818      	adds	r0, r3, r0
 8001f76:	0040      	lsls	r0, r0, #1
            *rpm16p = (uint16_t)rpm32;
 8001f78:	8070      	strh	r0, [r6, #2]
            *(rpm16p+1) = (uint16_t)(rpm32>>16);
 8001f7a:	1400      	asrs	r0, r0, #16
 8001f7c:	80b0      	strh	r0, [r6, #4]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8001f7e:	0020      	movs	r0, r4
 8001f80:	f7ff f876 	bl	8001070 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8001f84:	2306      	movs	r3, #6
 8001f86:	8033      	strh	r3, [r6, #0]
            break;
 8001f88:	3302      	adds	r3, #2
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8001f8a:	80f0      	strh	r0, [r6, #6]
    uint8_t retVal = MCP_CMD_OK;
 8001f8c:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 8001f8e:	803b      	strh	r3, [r7, #0]
        break;
 8001f90:	e76f      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8001f92:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8001f94:	b29b      	uxth	r3, r3
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8001f96:	8032      	strh	r2, [r6, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8001f98:	2b11      	cmp	r3, #17
 8001f9a:	d83a      	bhi.n	8002012 <RI_GetRegisterMotor1+0x1c2>
 8001f9c:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001f9e:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8001fa0:	803b      	strh	r3, [r7, #0]
        break;
 8001fa2:	e766      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
 8001fa4:	2005      	movs	r0, #5
 8001fa6:	e788      	b.n	8001eba <RI_GetRegisterMotor1+0x6a>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8001fa8:	481f      	ldr	r0, [pc, #124]	; (8002028 <RI_GetRegisterMotor1+0x1d8>)
 8001faa:	f7ff f847 	bl	800103c <MCI_GetFaultState>
 8001fae:	6030      	str	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001fb0:	2000      	movs	r0, #0
              break;
 8001fb2:	e7a5      	b.n	8001f00 <RI_GetRegisterMotor1+0xb0>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8001fb4:	481c      	ldr	r0, [pc, #112]	; (8002028 <RI_GetRegisterMotor1+0x1d8>)
 8001fb6:	f7ff f86b 	bl	8001090 <MCI_GetMecSpeedRefUnit>
 8001fba:	0043      	lsls	r3, r0, #1
 8001fbc:	181b      	adds	r3, r3, r0
 8001fbe:	005b      	lsls	r3, r3, #1
    uint8_t retVal = MCP_CMD_OK;
 8001fc0:	2000      	movs	r0, #0
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8001fc2:	6033      	str	r3, [r6, #0]
              break;
 8001fc4:	e79c      	b.n	8001f00 <RI_GetRegisterMotor1+0xb0>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8001fc6:	4818      	ldr	r0, [pc, #96]	; (8002028 <RI_GetRegisterMotor1+0x1d8>)
 8001fc8:	f7ff f85a 	bl	8001080 <MCI_GetAvrgMecSpeedUnit>
 8001fcc:	e7f5      	b.n	8001fba <RI_GetRegisterMotor1+0x16a>
    uint8_t retVal = MCP_CMD_OK;
 8001fce:	2000      	movs	r0, #0
 8001fd0:	e78a      	b.n	8001ee8 <RI_GetRegisterMotor1+0x98>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8001fd2:	4815      	ldr	r0, [pc, #84]	; (8002028 <RI_GetRegisterMotor1+0x1d8>)
 8001fd4:	f7fe ffe4 	bl	8000fa0 <MCI_GetSTMState>
 8001fd8:	7030      	strb	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001fda:	2000      	movs	r0, #0
              break;
 8001fdc:	e76d      	b.n	8001eba <RI_GetRegisterMotor1+0x6a>
              *data = PWMC_GetFastDemagState(&(&PWM_Handle_M1)->_Super);
 8001fde:	4814      	ldr	r0, [pc, #80]	; (8002030 <RI_GetRegisterMotor1+0x1e0>)
 8001fe0:	f002 fe86 	bl	8004cf0 <PWMC_GetFastDemagState>
 8001fe4:	7030      	strb	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001fe6:	2000      	movs	r0, #0
              break;
 8001fe8:	e767      	b.n	8001eba <RI_GetRegisterMotor1+0x6a>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8001fea:	4810      	ldr	r0, [pc, #64]	; (800202c <RI_GetRegisterMotor1+0x1dc>)
 8001fec:	f002 fe14 	bl	8004c18 <PID_GetKI>
 8001ff0:	8030      	strh	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001ff2:	2000      	movs	r0, #0
              break;
 8001ff4:	e778      	b.n	8001ee8 <RI_GetRegisterMotor1+0x98>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8001ff6:	4812      	ldr	r0, [pc, #72]	; (8002040 <RI_GetRegisterMotor1+0x1f0>)
 8001ff8:	f002 f9b8 	bl	800436c <VBS_GetAvBusVoltage_V>
 8001ffc:	8030      	strh	r0, [r6, #0]
    uint8_t retVal = MCP_CMD_OK;
 8001ffe:	2000      	movs	r0, #0
              break;
 8002000:	e772      	b.n	8001ee8 <RI_GetRegisterMotor1+0x98>
              SixStepFwConfig_reg_t const *pSixStepConfig_reg = SixStepConfig_reg[motorID];
 8002002:	4b10      	ldr	r3, [pc, #64]	; (8002044 <RI_GetRegisterMotor1+0x1f4>)
              (void)memcpy(rawData, (const uint8_t *)pSixStepConfig_reg, sizeof(SixStepFwConfig_reg_t));
 8002004:	6819      	ldr	r1, [r3, #0]
 8002006:	f003 fdff 	bl	8005c08 <memcpy>
 800200a:	230d      	movs	r3, #13
    uint8_t retVal = MCP_CMD_OK;
 800200c:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 800200e:	803b      	strh	r3, [r7, #0]
        break;
 8002010:	e72f      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8002012:	4b0d      	ldr	r3, [pc, #52]	; (8002048 <RI_GetRegisterMotor1+0x1f8>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8002014:	6819      	ldr	r1, [r3, #0]
 8002016:	f003 fdf7 	bl	8005c08 <memcpy>
 800201a:	2312      	movs	r3, #18
    uint8_t retVal = MCP_CMD_OK;
 800201c:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 800201e:	803b      	strh	r3, [r7, #0]
        break;
 8002020:	e727      	b.n	8001e72 <RI_GetRegisterMotor1+0x22>
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	08005f60 	.word	0x08005f60
 8002028:	20000554 	.word	0x20000554
 800202c:	20000114 	.word	0x20000114
 8002030:	20000140 	.word	0x20000140
 8002034:	fffff1b0 	.word	0xfffff1b0
 8002038:	0000ffbf 	.word	0x0000ffbf
 800203c:	20000214 	.word	0x20000214
 8002040:	200000f8 	.word	0x200000f8
 8002044:	20000280 	.word	0x20000280
 8002048:	2000027c 	.word	0x2000027c

0800204c <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800204c:	4955      	ldr	r1, [pc, #340]	; (80021a4 <RCM_RegisterRegConv+0x158>)
{
 800204e:	b570      	push	{r4, r5, r6, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002050:	680b      	ldr	r3, [r1, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d029      	beq.n	80020aa <RCM_RegisterRegConv+0x5e>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002056:	791e      	ldrb	r6, [r3, #4]
 8002058:	7904      	ldrb	r4, [r0, #4]
 800205a:	42a6      	cmp	r6, r4
 800205c:	d019      	beq.n	8002092 <RCM_RegisterRegConv+0x46>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800205e:	684d      	ldr	r5, [r1, #4]
 8002060:	2d00      	cmp	r5, #0
 8002062:	d03b      	beq.n	80020dc <RCM_RegisterRegConv+0x90>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002064:	792a      	ldrb	r2, [r5, #4]
  uint8_t handle = 255U;
 8002066:	23ff      	movs	r3, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002068:	42a2      	cmp	r2, r4
 800206a:	d025      	beq.n	80020b8 <RCM_RegisterRegConv+0x6c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800206c:	688d      	ldr	r5, [r1, #8]
 800206e:	2d00      	cmp	r5, #0
 8002070:	d05d      	beq.n	800212e <RCM_RegisterRegConv+0xe2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002072:	792a      	ldrb	r2, [r5, #4]
 8002074:	42a2      	cmp	r2, r4
 8002076:	d029      	beq.n	80020cc <RCM_RegisterRegConv+0x80>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002078:	68cd      	ldr	r5, [r1, #12]
 800207a:	2d00      	cmp	r5, #0
 800207c:	d064      	beq.n	8002148 <RCM_RegisterRegConv+0xfc>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800207e:	792a      	ldrb	r2, [r5, #4]
 8002080:	42a2      	cmp	r2, r4
 8002082:	d068      	beq.n	8002156 <RCM_RegisterRegConv+0x10a>
    while (i < RCM_MAX_CONV)
 8002084:	021c      	lsls	r4, r3, #8
 8002086:	431c      	orrs	r4, r3
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8002088:	2b03      	cmp	r3, #3
 800208a:	d95b      	bls.n	8002144 <RCM_RegisterRegConv+0xf8>
 800208c:	23ff      	movs	r3, #255	; 0xff
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 800208e:	7303      	strb	r3, [r0, #12]
}
 8002090:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6802      	ldr	r2, [r0, #0]
 8002096:	4293      	cmp	r3, r2
 8002098:	d026      	beq.n	80020e8 <RCM_RegisterRegConv+0x9c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800209a:	684d      	ldr	r5, [r1, #4]
 800209c:	2d00      	cmp	r5, #0
 800209e:	d1e1      	bne.n	8002064 <RCM_RegisterRegConv+0x18>
 80020a0:	688d      	ldr	r5, [r1, #8]
 80020a2:	2d00      	cmp	r5, #0
 80020a4:	d071      	beq.n	800218a <RCM_RegisterRegConv+0x13e>
      i++;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e7e3      	b.n	8002072 <RCM_RegisterRegConv+0x26>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80020aa:	684d      	ldr	r5, [r1, #4]
 80020ac:	2d00      	cmp	r5, #0
 80020ae:	d065      	beq.n	800217c <RCM_RegisterRegConv+0x130>
 80020b0:	7904      	ldrb	r4, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80020b2:	792a      	ldrb	r2, [r5, #4]
 80020b4:	42a2      	cmp	r2, r4
 80020b6:	d1d9      	bne.n	800206c <RCM_RegisterRegConv+0x20>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80020b8:	682d      	ldr	r5, [r5, #0]
 80020ba:	6802      	ldr	r2, [r0, #0]
 80020bc:	4295      	cmp	r5, r2
 80020be:	d1d5      	bne.n	800206c <RCM_RegisterRegConv+0x20>
 80020c0:	2302      	movs	r3, #2
 80020c2:	33ff      	adds	r3, #255	; 0xff
 80020c4:	1c1c      	adds	r4, r3, #0
      i++;
 80020c6:	3b01      	subs	r3, #1
 80020c8:	3bff      	subs	r3, #255	; 0xff
 80020ca:	e00f      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80020cc:	682d      	ldr	r5, [r5, #0]
 80020ce:	6802      	ldr	r2, [r0, #0]
 80020d0:	4295      	cmp	r5, r2
 80020d2:	d1d1      	bne.n	8002078 <RCM_RegisterRegConv+0x2c>
 80020d4:	4b34      	ldr	r3, [pc, #208]	; (80021a8 <RCM_RegisterRegConv+0x15c>)
 80020d6:	1c1c      	adds	r4, r3, #0
      i++;
 80020d8:	2302      	movs	r3, #2
 80020da:	e007      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
 80020dc:	2301      	movs	r3, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80020de:	688d      	ldr	r5, [r1, #8]
 80020e0:	2d00      	cmp	r5, #0
 80020e2:	d042      	beq.n	800216a <RCM_RegisterRegConv+0x11e>
 80020e4:	7904      	ldrb	r4, [r0, #4]
 80020e6:	e7c4      	b.n	8002072 <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80020e8:	2400      	movs	r4, #0
    uint8_t i = 0;
 80020ea:	2300      	movs	r3, #0
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 80020ec:	2600      	movs	r6, #0
      RCM_handle_array [handle] = regConv;
 80020ee:	009d      	lsls	r5, r3, #2
 80020f0:	5148      	str	r0, [r1, r5]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 80020f2:	492e      	ldr	r1, [pc, #184]	; (80021ac <RCM_RegisterRegConv+0x160>)
 80020f4:	00dd      	lsls	r5, r3, #3
 80020f6:	506e      	str	r6, [r5, r1]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 80020f8:	6891      	ldr	r1, [r2, #8]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 80020fa:	07c9      	lsls	r1, r1, #31
 80020fc:	d40e      	bmi.n	800211c <RCM_RegisterRegConv+0xd0>
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020fe:	6895      	ldr	r5, [r2, #8]
 8002100:	492b      	ldr	r1, [pc, #172]	; (80021b0 <RCM_RegisterRegConv+0x164>)
 8002102:	400d      	ands	r5, r1
 8002104:	3118      	adds	r1, #24
 8002106:	4329      	orrs	r1, r5
 8002108:	6091      	str	r1, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 800210a:	6891      	ldr	r1, [r2, #8]
        while (1U == LL_ADC_IsCalibrationOnGoing(regConv->regADC))
 800210c:	2900      	cmp	r1, #0
 800210e:	dbfc      	blt.n	800210a <RCM_RegisterRegConv+0xbe>
  MODIFY_REG(ADCx->CR,
 8002110:	6891      	ldr	r1, [r2, #8]
 8002112:	4d27      	ldr	r5, [pc, #156]	; (80021b0 <RCM_RegisterRegConv+0x164>)
 8002114:	4029      	ands	r1, r5
 8002116:	2501      	movs	r5, #1
 8002118:	4329      	orrs	r1, r5
 800211a:	6091      	str	r1, [r2, #8]
      RCM_NoInj_array[handle].enable = false;
 800211c:	2500      	movs	r5, #0
 800211e:	0059      	lsls	r1, r3, #1
 8002120:	4a24      	ldr	r2, [pc, #144]	; (80021b4 <RCM_RegisterRegConv+0x168>)
 8002122:	18c9      	adds	r1, r1, r3
 8002124:	0049      	lsls	r1, r1, #1
 8002126:	548d      	strb	r5, [r1, r2]
      RCM_NoInj_array[handle].prev = handle;
 8002128:	1852      	adds	r2, r2, r1
 800212a:	8094      	strh	r4, [r2, #4]
 800212c:	e7af      	b.n	800208e <RCM_RegisterRegConv+0x42>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800212e:	2b04      	cmp	r3, #4
 8002130:	d91a      	bls.n	8002168 <RCM_RegisterRegConv+0x11c>
 8002132:	68cb      	ldr	r3, [r1, #12]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d002      	beq.n	800213e <RCM_RegisterRegConv+0xf2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002138:	791a      	ldrb	r2, [r3, #4]
 800213a:	4294      	cmp	r4, r2
 800213c:	d020      	beq.n	8002180 <RCM_RegisterRegConv+0x134>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800213e:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <RCM_RegisterRegConv+0x15c>)
 8002140:	1c1c      	adds	r4, r3, #0
      i++;
 8002142:	2302      	movs	r3, #2
 8002144:	6802      	ldr	r2, [r0, #0]
 8002146:	e7d1      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002148:	2b04      	cmp	r3, #4
 800214a:	d913      	bls.n	8002174 <RCM_RegisterRegConv+0x128>
 800214c:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <RCM_RegisterRegConv+0x16c>)
 800214e:	6802      	ldr	r2, [r0, #0]
 8002150:	1c1c      	adds	r4, r3, #0
      i++;
 8002152:	2303      	movs	r3, #3
 8002154:	e7ca      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
 8002156:	6802      	ldr	r2, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002158:	682c      	ldr	r4, [r5, #0]
 800215a:	4294      	cmp	r4, r2
 800215c:	d000      	beq.n	8002160 <RCM_RegisterRegConv+0x114>
 800215e:	e791      	b.n	8002084 <RCM_RegisterRegConv+0x38>
 8002160:	4b15      	ldr	r3, [pc, #84]	; (80021b8 <RCM_RegisterRegConv+0x16c>)
 8002162:	1c1c      	adds	r4, r3, #0
      i++;
 8002164:	2303      	movs	r3, #3
 8002166:	e7c1      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8002168:	2300      	movs	r3, #0
 800216a:	68cd      	ldr	r5, [r1, #12]
 800216c:	2d00      	cmp	r5, #0
 800216e:	d001      	beq.n	8002174 <RCM_RegisterRegConv+0x128>
 8002170:	7904      	ldrb	r4, [r0, #4]
 8002172:	e784      	b.n	800207e <RCM_RegisterRegConv+0x32>
 8002174:	6802      	ldr	r2, [r0, #0]
    while (i < RCM_MAX_CONV)
 8002176:	021c      	lsls	r4, r3, #8
 8002178:	431c      	orrs	r4, r3
    if (handle < RCM_MAX_CONV)
 800217a:	e7b7      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
    uint8_t i = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	e7ae      	b.n	80020de <RCM_RegisterRegConv+0x92>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6802      	ldr	r2, [r0, #0]
 8002184:	4293      	cmp	r3, r2
 8002186:	d0eb      	beq.n	8002160 <RCM_RegisterRegConv+0x114>
 8002188:	e7a4      	b.n	80020d4 <RCM_RegisterRegConv+0x88>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800218a:	68cd      	ldr	r5, [r1, #12]
 800218c:	2d00      	cmp	r5, #0
 800218e:	d006      	beq.n	800219e <RCM_RegisterRegConv+0x152>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002190:	792c      	ldrb	r4, [r5, #4]
      i++;
 8002192:	2301      	movs	r3, #1
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002194:	42b4      	cmp	r4, r6
 8002196:	d0df      	beq.n	8002158 <RCM_RegisterRegConv+0x10c>
 8002198:	2402      	movs	r4, #2
 800219a:	34ff      	adds	r4, #255	; 0xff
 800219c:	e7a6      	b.n	80020ec <RCM_RegisterRegConv+0xa0>
      i++;
 800219e:	2301      	movs	r3, #1
 80021a0:	e7e9      	b.n	8002176 <RCM_RegisterRegConv+0x12a>
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	200006f4 	.word	0x200006f4
 80021a8:	00000202 	.word	0x00000202
 80021ac:	200006b0 	.word	0x200006b0
 80021b0:	7fffffe8 	.word	0x7fffffe8
 80021b4:	200006d0 	.word	0x200006d0
 80021b8:	00000303 	.word	0x00000303

080021bc <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 80021be:	7b02      	ldrb	r2, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 80021c0:	4b5a      	ldr	r3, [pc, #360]	; (800232c <RCM_ExecRegularConv+0x170>)
 80021c2:	0050      	lsls	r0, r2, #1
 80021c4:	1881      	adds	r1, r0, r2
 80021c6:	0049      	lsls	r1, r1, #1
 80021c8:	5c59      	ldrb	r1, [r3, r1]
 80021ca:	2900      	cmp	r1, #0
 80021cc:	d142      	bne.n	8002254 <RCM_ExecRegularConv+0x98>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 80021ce:	7819      	ldrb	r1, [r3, #0]
 80021d0:	2900      	cmp	r1, #0
 80021d2:	d11c      	bne.n	800220e <RCM_ExecRegularConv+0x52>
  uint8_t LastEnable = RCM_MAX_CONV;
 80021d4:	2504      	movs	r5, #4
      if (true == RCM_NoInj_array [i].enable)
 80021d6:	7999      	ldrb	r1, [r3, #6]
 80021d8:	2900      	cmp	r1, #0
 80021da:	d100      	bne.n	80021de <RCM_ExecRegularConv+0x22>
 80021dc:	e07a      	b.n	80022d4 <RCM_ExecRegularConv+0x118>
      {
        if (RCM_NoInj_array[i].next > handle)
 80021de:	7add      	ldrb	r5, [r3, #11]
 80021e0:	42aa      	cmp	r2, r5
 80021e2:	d200      	bcs.n	80021e6 <RCM_ExecRegularConv+0x2a>
 80021e4:	e094      	b.n	8002310 <RCM_ExecRegularConv+0x154>
      if (true == RCM_NoInj_array [i].enable)
 80021e6:	7b19      	ldrb	r1, [r3, #12]
 80021e8:	2900      	cmp	r1, #0
 80021ea:	d100      	bne.n	80021ee <RCM_ExecRegularConv+0x32>
 80021ec:	e093      	b.n	8002316 <RCM_ExecRegularConv+0x15a>
        if (RCM_NoInj_array[i].next > handle)
 80021ee:	7c5d      	ldrb	r5, [r3, #17]
 80021f0:	42aa      	cmp	r2, r5
 80021f2:	d200      	bcs.n	80021f6 <RCM_ExecRegularConv+0x3a>
 80021f4:	e094      	b.n	8002320 <RCM_ExecRegularConv+0x164>
      if (true == RCM_NoInj_array [i].enable)
 80021f6:	7c99      	ldrb	r1, [r3, #18]
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 80021f8:	2502      	movs	r5, #2
      if (true == RCM_NoInj_array [i].enable)
 80021fa:	2900      	cmp	r1, #0
 80021fc:	d100      	bne.n	8002200 <RCM_ExecRegularConv+0x44>
 80021fe:	e073      	b.n	80022e8 <RCM_ExecRegularConv+0x12c>
        if (RCM_NoInj_array[i].next > handle)
 8002200:	7ddd      	ldrb	r5, [r3, #23]
 8002202:	4295      	cmp	r5, r2
 8002204:	d800      	bhi.n	8002208 <RCM_ExecRegularConv+0x4c>
 8002206:	e08e      	b.n	8002326 <RCM_ExecRegularConv+0x16a>
      i++;
 8002208:	2603      	movs	r6, #3
      if (true == RCM_NoInj_array [i].enable)
 800220a:	2403      	movs	r4, #3
 800220c:	e005      	b.n	800221a <RCM_ExecRegularConv+0x5e>
        if (RCM_NoInj_array[i].next > handle)
 800220e:	795d      	ldrb	r5, [r3, #5]
 8002210:	4295      	cmp	r5, r2
 8002212:	d800      	bhi.n	8002216 <RCM_ExecRegularConv+0x5a>
 8002214:	e076      	b.n	8002304 <RCM_ExecRegularConv+0x148>
  uint8_t i=0;
 8002216:	2600      	movs	r6, #0
      if (true == RCM_NoInj_array [i].enable)
 8002218:	2400      	movs	r4, #0
          RCM_NoInj_array[handle].next = formerNext;
 800221a:	1881      	adds	r1, r0, r2
 800221c:	0049      	lsls	r1, r1, #1
 800221e:	1859      	adds	r1, r3, r1
 8002220:	714d      	strb	r5, [r1, #5]
          RCM_NoInj_array[handle].prev = i;
 8002222:	710e      	strb	r6, [r1, #4]
          RCM_NoInj_array[i].next = handle;
 8002224:	0061      	lsls	r1, r4, #1
 8002226:	1909      	adds	r1, r1, r4
 8002228:	0049      	lsls	r1, r1, #1
 800222a:	1859      	adds	r1, r3, r1
 800222c:	714a      	strb	r2, [r1, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 800222e:	0069      	lsls	r1, r5, #1
 8002230:	1949      	adds	r1, r1, r5
       {
         formerNext = RCM_NoInj_array[LastEnable].next;
         RCM_NoInj_array[handle].next = formerNext;
         RCM_NoInj_array[handle].prev = LastEnable;
         RCM_NoInj_array[LastEnable].next = handle;
         RCM_NoInj_array[formerNext].prev = handle;
 8002232:	0049      	lsls	r1, r1, #1
 8002234:	1859      	adds	r1, r3, r1
 8002236:	710a      	strb	r2, [r1, #4]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8002238:	493d      	ldr	r1, [pc, #244]	; (8002330 <RCM_ExecRegularConv+0x174>)
 800223a:	780d      	ldrb	r5, [r1, #0]
    RCM_NoInj_array[handle].enable = true;
 800223c:	2601      	movs	r6, #1
 800223e:	1884      	adds	r4, r0, r2
 8002240:	0064      	lsls	r4, r4, #1
 8002242:	531e      	strh	r6, [r3, r4]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8002244:	006c      	lsls	r4, r5, #1
 8002246:	1964      	adds	r4, r4, r5
 8002248:	0064      	lsls	r4, r4, #1
 800224a:	191c      	adds	r4, r3, r4
 800224c:	7864      	ldrb	r4, [r4, #1]
 800224e:	2c01      	cmp	r4, #1
 8002250:	d000      	beq.n	8002254 <RCM_ExecRegularConv+0x98>
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8002252:	700a      	strb	r2, [r1, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == Bemf_ADC_M1.ADCRegularLocked)
 8002254:	2450      	movs	r4, #80	; 0x50
 8002256:	4937      	ldr	r1, [pc, #220]	; (8002334 <RCM_ExecRegularConv+0x178>)
 8002258:	5d09      	ldrb	r1, [r1, r4]
 800225a:	2900      	cmp	r1, #0
 800225c:	d135      	bne.n	80022ca <RCM_ExecRegularConv+0x10e>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 800225e:	2703      	movs	r7, #3
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[handle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 8002260:	4e35      	ldr	r6, [pc, #212]	; (8002338 <RCM_ExecRegularConv+0x17c>)
 8002262:	0091      	lsls	r1, r2, #2
 8002264:	5875      	ldr	r5, [r6, r1]
 8002266:	6829      	ldr	r1, [r5, #0]
 8002268:	68cc      	ldr	r4, [r1, #12]
 800226a:	43bc      	bics	r4, r7
 800226c:	60cc      	str	r4, [r1, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 800226e:	68cc      	ldr	r4, [r1, #12]
 8002270:	4f32      	ldr	r7, [pc, #200]	; (800233c <RCM_ExecRegularConv+0x180>)
 8002272:	403c      	ands	r4, r7
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002274:	2707      	movs	r7, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002276:	60cc      	str	r4, [r1, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002278:	694c      	ldr	r4, [r1, #20]
 800227a:	43bc      	bics	r4, r7
 800227c:	68af      	ldr	r7, [r5, #8]
 800227e:	433c      	orrs	r4, r7
 8002280:	614c      	str	r4, [r1, #20]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002282:	2480      	movs	r4, #128	; 0x80
    LL_ADC_REG_SetTriggerSource(RCM_handle_array[handle]->regADC, LL_ADC_REG_TRIG_SOFTWARE);

    /* Set Sampling time and channel */
    LL_ADC_SetSamplingTimeCommonChannels(RCM_handle_array[handle]->regADC, RCM_handle_array[handle]->samplingTime);
    LL_ADC_REG_SetSequencerChannels(RCM_handle_array[handle]->regADC,
                                    __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8002284:	792d      	ldrb	r5, [r5, #4]
 8002286:	01a4      	lsls	r4, r4, #6
 8002288:	40ac      	lsls	r4, r5
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800228a:	2504      	movs	r5, #4
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800228c:	0b64      	lsrs	r4, r4, #13
 800228e:	628c      	str	r4, [r1, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002290:	600d      	str	r5, [r1, #0]
  MODIFY_REG(ADCx->CR,
 8002292:	688c      	ldr	r4, [r1, #8]
 8002294:	4f2a      	ldr	r7, [pc, #168]	; (8002340 <RCM_ExecRegularConv+0x184>)
 8002296:	403c      	ands	r4, r7
 8002298:	432c      	orrs	r4, r5
 800229a:	608c      	str	r4, [r1, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800229c:	680c      	ldr	r4, [r1, #0]

    /* Start ADC conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[handle]->regADC);

    /* Wait EOC */
    while ( 0U == LL_ADC_IsActiveFlag_EOC(RCM_handle_array[handle]->regADC))
 800229e:	4225      	tst	r5, r4
 80022a0:	d0fc      	beq.n	800229c <RCM_ExecRegularConv+0xe0>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80022a2:	2703      	movs	r7, #3
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80022a4:	6c0c      	ldr	r4, [r1, #64]	; 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 80022a6:	1881      	adds	r1, r0, r2
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 80022a8:	4d21      	ldr	r5, [pc, #132]	; (8002330 <RCM_ExecRegularConv+0x174>)
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 80022aa:	0049      	lsls	r1, r1, #1
 80022ac:	1859      	adds	r1, r3, r1
 80022ae:	804c      	strh	r4, [r1, #2]
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 80022b0:	782c      	ldrb	r4, [r5, #0]
 80022b2:	00a4      	lsls	r4, r4, #2
 80022b4:	5934      	ldr	r4, [r6, r4]
 80022b6:	6826      	ldr	r6, [r4, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80022b8:	68f4      	ldr	r4, [r6, #12]
 80022ba:	43bc      	bics	r4, r7
 80022bc:	3f02      	subs	r7, #2
 80022be:	433c      	orrs	r4, r7
 80022c0:	60f4      	str	r4, [r6, #12]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80022c2:	794c      	ldrb	r4, [r1, #5]
 80022c4:	702c      	strb	r4, [r5, #0]
    RCM_NoInj_array[handle].status = valid;
 80022c6:	2402      	movs	r4, #2
 80022c8:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 80022ca:	1880      	adds	r0, r0, r2
 80022cc:	0040      	lsls	r0, r0, #1
 80022ce:	181b      	adds	r3, r3, r0
  return (retVal);
 80022d0:	8858      	ldrh	r0, [r3, #2]
}
 80022d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (true == RCM_NoInj_array [i].enable)
 80022d4:	7b19      	ldrb	r1, [r3, #12]
 80022d6:	2900      	cmp	r1, #0
 80022d8:	d000      	beq.n	80022dc <RCM_ExecRegularConv+0x120>
 80022da:	e788      	b.n	80021ee <RCM_ExecRegularConv+0x32>
 80022dc:	7c99      	ldrb	r1, [r3, #18]
 80022de:	2900      	cmp	r1, #0
 80022e0:	d000      	beq.n	80022e4 <RCM_ExecRegularConv+0x128>
 80022e2:	e78d      	b.n	8002200 <RCM_ExecRegularConv+0x44>
       if (LastEnable != RCM_MAX_CONV )
 80022e4:	2d04      	cmp	r5, #4
 80022e6:	d00f      	beq.n	8002308 <RCM_ExecRegularConv+0x14c>
         formerNext = RCM_NoInj_array[LastEnable].next;
 80022e8:	0069      	lsls	r1, r5, #1
 80022ea:	1949      	adds	r1, r1, r5
 80022ec:	0049      	lsls	r1, r1, #1
 80022ee:	1859      	adds	r1, r3, r1
         RCM_NoInj_array[handle].next = formerNext;
 80022f0:	1884      	adds	r4, r0, r2
         formerNext = RCM_NoInj_array[LastEnable].next;
 80022f2:	794e      	ldrb	r6, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 80022f4:	0064      	lsls	r4, r4, #1
 80022f6:	191c      	adds	r4, r3, r4
 80022f8:	7166      	strb	r6, [r4, #5]
         RCM_NoInj_array[LastEnable].next = handle;
 80022fa:	714a      	strb	r2, [r1, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 80022fc:	0071      	lsls	r1, r6, #1
         RCM_NoInj_array[handle].prev = LastEnable;
 80022fe:	7125      	strb	r5, [r4, #4]
         RCM_NoInj_array[formerNext].prev = handle;
 8002300:	1989      	adds	r1, r1, r6
 8002302:	e796      	b.n	8002232 <RCM_ExecRegularConv+0x76>
  uint8_t i=0;
 8002304:	2500      	movs	r5, #0
 8002306:	e766      	b.n	80021d6 <RCM_ExecRegularConv+0x1a>
         RCM_currentHandle = handle;
 8002308:	4909      	ldr	r1, [pc, #36]	; (8002330 <RCM_ExecRegularConv+0x174>)
 800230a:	0015      	movs	r5, r2
 800230c:	700a      	strb	r2, [r1, #0]
    while (i < RCM_MAX_CONV)
 800230e:	e795      	b.n	800223c <RCM_ExecRegularConv+0x80>
      i++;
 8002310:	2601      	movs	r6, #1
      if (true == RCM_NoInj_array [i].enable)
 8002312:	2401      	movs	r4, #1
 8002314:	e781      	b.n	800221a <RCM_ExecRegularConv+0x5e>
 8002316:	7c99      	ldrb	r1, [r3, #18]
      i++;
 8002318:	2501      	movs	r5, #1
      if (true == RCM_NoInj_array [i].enable)
 800231a:	2900      	cmp	r1, #0
 800231c:	d0e4      	beq.n	80022e8 <RCM_ExecRegularConv+0x12c>
 800231e:	e76f      	b.n	8002200 <RCM_ExecRegularConv+0x44>
      i++;
 8002320:	2602      	movs	r6, #2
      if (true == RCM_NoInj_array [i].enable)
 8002322:	2402      	movs	r4, #2
 8002324:	e779      	b.n	800221a <RCM_ExecRegularConv+0x5e>
      i++;
 8002326:	2503      	movs	r5, #3
 8002328:	e7de      	b.n	80022e8 <RCM_ExecRegularConv+0x12c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	200006d0 	.word	0x200006d0
 8002330:	200006f0 	.word	0x200006f0
 8002334:	20000000 	.word	0x20000000
 8002338:	200006f4 	.word	0x200006f4
 800233c:	fffff23f 	.word	0xfffff23f
 8002340:	7fffffe8 	.word	0x7fffffe8

08002344 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 8002344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8002346:	4b13      	ldr	r3, [pc, #76]	; (8002394 <RCM_ExecUserConv+0x50>)
 8002348:	681c      	ldr	r4, [r3, #0]
 800234a:	2c00      	cmp	r4, #0
 800234c:	d004      	beq.n	8002358 <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 800234e:	4d12      	ldr	r5, [pc, #72]	; (8002398 <RCM_ExecUserConv+0x54>)
    handle = RCM_UserConvHandle->convHandle;
 8002350:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8002352:	782b      	ldrb	r3, [r5, #0]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d000      	beq.n	800235a <RCM_ExecUserConv+0x16>
  }
  else
  {
     /* Nothing to do */
  }
}
 8002358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800235a:	0020      	movs	r0, r4
 800235c:	f7ff ff2e 	bl	80021bc <RCM_ExecRegularConv>
 8002360:	4b0e      	ldr	r3, [pc, #56]	; (800239c <RCM_ExecUserConv+0x58>)
      if (RCM_NoInj_array [handle].status != notvalid)
 8002362:	0072      	lsls	r2, r6, #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8002364:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 8002366:	1992      	adds	r2, r2, r6
 8002368:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <RCM_ExecUserConv+0x5c>)
 800236a:	0052      	lsls	r2, r2, #1
 800236c:	189b      	adds	r3, r3, r2
 800236e:	785b      	ldrb	r3, [r3, #1]
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8002370:	0001      	movs	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 8002376:	2302      	movs	r3, #2
 8002378:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 800237a:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <RCM_ExecUserConv+0x60>)
 800237c:	00f6      	lsls	r6, r6, #3
 800237e:	58f7      	ldr	r7, [r6, r3]
 8002380:	2f00      	cmp	r7, #0
 8002382:	d0e9      	beq.n	8002358 <RCM_ExecUserConv+0x14>
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8002384:	2200      	movs	r2, #0
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8002386:	199b      	adds	r3, r3, r6
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8002388:	702a      	strb	r2, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800238a:	0020      	movs	r0, r4
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	47b8      	blx	r7
}
 8002390:	e7e2      	b.n	8002358 <RCM_ExecUserConv+0x14>
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	200006e8 	.word	0x200006e8
 8002398:	200006ec 	.word	0x200006ec
 800239c:	200006ee 	.word	0x200006ee
 80023a0:	200006d0 	.word	0x200006d0
 80023a4:	200006b0 	.word	0x200006b0

080023a8 <RCM_ExecNextConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
 80023a8:	b570      	push	{r4, r5, r6, lr}
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80023aa:	4b16      	ldr	r3, [pc, #88]	; (8002404 <RCM_ExecNextConv+0x5c>)
 80023ac:	4916      	ldr	r1, [pc, #88]	; (8002408 <RCM_ExecNextConv+0x60>)
 80023ae:	781a      	ldrb	r2, [r3, #0]
 80023b0:	0053      	lsls	r3, r2, #1
 80023b2:	189b      	adds	r3, r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	5c58      	ldrb	r0, [r3, r1]
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d021      	beq.n	8002400 <RCM_ExecNextConv+0x58>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80023bc:	2504      	movs	r5, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80023be:	2603      	movs	r6, #3
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80023c0:	4812      	ldr	r0, [pc, #72]	; (800240c <RCM_ExecNextConv+0x64>)
 80023c2:	0092      	lsls	r2, r2, #2
 80023c4:	5814      	ldr	r4, [r2, r0]
    (void)LL_ADC_REG_SetSequencerChannels(RCM_handle_array[RCM_currentHandle]->regADC,
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 80023c6:	18c9      	adds	r1, r1, r3
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80023c8:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80023ca:	6015      	str	r5, [r2, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80023cc:	68d0      	ldr	r0, [r2, #12]
 80023ce:	43b0      	bics	r0, r6
 80023d0:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80023d2:	68d0      	ldr	r0, [r2, #12]
 80023d4:	4e0e      	ldr	r6, [pc, #56]	; (8002410 <RCM_ExecNextConv+0x68>)
 80023d6:	4030      	ands	r0, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80023d8:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80023da:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80023dc:	6950      	ldr	r0, [r2, #20]
 80023de:	43b0      	bics	r0, r6
 80023e0:	68a6      	ldr	r6, [r4, #8]
 80023e2:	4330      	orrs	r0, r6
 80023e4:	6150      	str	r0, [r2, #20]
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80023e6:	7920      	ldrb	r0, [r4, #4]
 80023e8:	2401      	movs	r4, #1
 80023ea:	0026      	movs	r6, r4
 80023ec:	4086      	lsls	r6, r0
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80023ee:	0370      	lsls	r0, r6, #13
 80023f0:	0b40      	lsrs	r0, r0, #13
 80023f2:	6290      	str	r0, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->CR,
 80023f4:	6890      	ldr	r0, [r2, #8]
 80023f6:	4e07      	ldr	r6, [pc, #28]	; (8002414 <RCM_ExecNextConv+0x6c>)
 80023f8:	4030      	ands	r0, r6
 80023fa:	4328      	orrs	r0, r5
 80023fc:	6090      	str	r0, [r2, #8]
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 80023fe:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 8002400:	bd70      	pop	{r4, r5, r6, pc}
 8002402:	46c0      	nop			; (mov r8, r8)
 8002404:	200006f0 	.word	0x200006f0
 8002408:	200006d0 	.word	0x200006d0
 800240c:	200006f4 	.word	0x200006f4
 8002410:	fffff23f 	.word	0xfffff23f
 8002414:	7fffffe8 	.word	0x7fffffe8

08002418 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8002418:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 800241a:	4c13      	ldr	r4, [pc, #76]	; (8002468 <RCM_ReadOngoingConv+0x50>)
 800241c:	4913      	ldr	r1, [pc, #76]	; (800246c <RCM_ReadOngoingConv+0x54>)
 800241e:	7820      	ldrb	r0, [r4, #0]
 8002420:	0042      	lsls	r2, r0, #1
 8002422:	1813      	adds	r3, r2, r0
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	5ccd      	ldrb	r5, [r1, r3]
 8002428:	2d00      	cmp	r5, #0
 800242a:	d00f      	beq.n	800244c <RCM_ReadOngoingConv+0x34>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 800242c:	2702      	movs	r7, #2
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 800242e:	4d10      	ldr	r5, [pc, #64]	; (8002470 <RCM_ReadOngoingConv+0x58>)
 8002430:	0086      	lsls	r6, r0, #2
 8002432:	5975      	ldr	r5, [r6, r5]
    status = RCM_NoInj_array[RCM_currentHandle].status;
 8002434:	18cb      	adds	r3, r1, r3
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8002436:	682e      	ldr	r6, [r5, #0]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002438:	6835      	ldr	r5, [r6, #0]
 800243a:	46ac      	mov	ip, r5
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 800243c:	785d      	ldrb	r5, [r3, #1]
 800243e:	43bd      	bics	r5, r7
 8002440:	d105      	bne.n	800244e <RCM_ReadOngoingConv+0x36>
      /* Restore back DMA configuration */
      LL_ADC_REG_SetDMATransfer( RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED );
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8002442:	1812      	adds	r2, r2, r0
 8002444:	0052      	lsls	r2, r2, #1
 8002446:	1889      	adds	r1, r1, r2
 8002448:	794b      	ldrb	r3, [r1, #5]
 800244a:	7023      	strb	r3, [r4, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 800244c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 800244e:	4665      	mov	r5, ip
 8002450:	076d      	lsls	r5, r5, #29
 8002452:	d5f6      	bpl.n	8002442 <RCM_ReadOngoingConv+0x2a>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002454:	6c35      	ldr	r5, [r6, #64]	; 0x40
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 8002456:	705f      	strb	r7, [r3, #1]
                    = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
 8002458:	805d      	strh	r5, [r3, #2]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 800245a:	2503      	movs	r5, #3
 800245c:	68f3      	ldr	r3, [r6, #12]
 800245e:	43ab      	bics	r3, r5
 8002460:	3d02      	subs	r5, #2
 8002462:	432b      	orrs	r3, r5
 8002464:	60f3      	str	r3, [r6, #12]
}
 8002466:	e7ec      	b.n	8002442 <RCM_ReadOngoingConv+0x2a>
 8002468:	200006f0 	.word	0x200006f0
 800246c:	200006d0 	.word	0x200006d0
 8002470:	200006f4 	.word	0x200006f4

08002474 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002474:	2201      	movs	r2, #1
 8002476:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <HAL_MspInit+0x2c>)
{
 8002478:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800247a:	6999      	ldr	r1, [r3, #24]
 800247c:	4311      	orrs	r1, r2
 800247e:	6199      	str	r1, [r3, #24]
 8002480:	6999      	ldr	r1, [r3, #24]
 8002482:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002484:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002486:	9200      	str	r2, [sp, #0]
 8002488:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800248a:	69da      	ldr	r2, [r3, #28]
 800248c:	0549      	lsls	r1, r1, #21
 800248e:	430a      	orrs	r2, r1
 8002490:	61da      	str	r2, [r3, #28]
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	400b      	ands	r3, r1
 8002496:	9301      	str	r3, [sp, #4]
 8002498:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800249a:	b002      	add	sp, #8
 800249c:	4770      	bx	lr
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	40021000 	.word	0x40021000

080024a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024a4:	b570      	push	{r4, r5, r6, lr}
 80024a6:	0004      	movs	r4, r0
 80024a8:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024aa:	2214      	movs	r2, #20
 80024ac:	2100      	movs	r1, #0
 80024ae:	a804      	add	r0, sp, #16
 80024b0:	f003 fb7e 	bl	8005bb0 <memset>
  if(hadc->Instance==ADC1)
 80024b4:	4b28      	ldr	r3, [pc, #160]	; (8002558 <HAL_ADC_MspInit+0xb4>)
 80024b6:	6822      	ldr	r2, [r4, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d001      	beq.n	80024c0 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024bc:	b00a      	add	sp, #40	; 0x28
 80024be:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024c0:	2180      	movs	r1, #128	; 0x80
 80024c2:	4b26      	ldr	r3, [pc, #152]	; (800255c <HAL_ADC_MspInit+0xb8>)
 80024c4:	0089      	lsls	r1, r1, #2
 80024c6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c8:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024ca:	430a      	orrs	r2, r1
 80024cc:	619a      	str	r2, [r3, #24]
 80024ce:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024d2:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024d6:	9201      	str	r2, [sp, #4]
 80024d8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	0289      	lsls	r1, r1, #10
 80024de:	430a      	orrs	r2, r1
 80024e0:	615a      	str	r2, [r3, #20]
 80024e2:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e6:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ea:	9202      	str	r2, [sp, #8]
 80024ec:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ee:	695a      	ldr	r2, [r3, #20]
 80024f0:	02c9      	lsls	r1, r1, #11
 80024f2:	430a      	orrs	r2, r1
 80024f4:	615a      	str	r2, [r3, #20]
 80024f6:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_BEMF_U_Pin|M1_BEMF_V_Pin|M1_BEMF_W_Pin;
 80024f8:	2207      	movs	r2, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	400b      	ands	r3, r1
 80024fc:	9303      	str	r3, [sp, #12]
 80024fe:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BEMF_U_Pin|M1_BEMF_V_Pin|M1_BEMF_W_Pin;
 8002500:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002502:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_BEMF_U_Pin|M1_BEMF_V_Pin|M1_BEMF_W_Pin;
 8002504:	9204      	str	r2, [sp, #16]
 8002506:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002508:	f000 fcaa 	bl	8002e60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 800250c:	2303      	movs	r3, #3
 800250e:	2202      	movs	r2, #2
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8002510:	4813      	ldr	r0, [pc, #76]	; (8002560 <HAL_ADC_MspInit+0xbc>)
 8002512:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8002514:	9204      	str	r2, [sp, #16]
 8002516:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002518:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 800251a:	f000 fca1 	bl	8002e60 <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 800251e:	4d11      	ldr	r5, [pc, #68]	; (8002564 <HAL_ADC_MspInit+0xc0>)
 8002520:	4b11      	ldr	r3, [pc, #68]	; (8002568 <HAL_ADC_MspInit+0xc4>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002522:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8002524:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800252a:	3380      	adds	r3, #128	; 0x80
 800252c:	612b      	str	r3, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800252e:	2380      	movs	r3, #128	; 0x80
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002534:	2320      	movs	r3, #32
 8002536:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8002538:	2380      	movs	r3, #128	; 0x80
 800253a:	019b      	lsls	r3, r3, #6
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800253c:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800253e:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8002540:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002542:	f000 fc59 	bl	8002df8 <HAL_DMA_Init>
 8002546:	2800      	cmp	r0, #0
 8002548:	d102      	bne.n	8002550 <HAL_ADC_MspInit+0xac>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800254a:	6325      	str	r5, [r4, #48]	; 0x30
 800254c:	626c      	str	r4, [r5, #36]	; 0x24
}
 800254e:	e7b5      	b.n	80024bc <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8002550:	f7fe fcc4 	bl	8000edc <Error_Handler>
 8002554:	e7f9      	b.n	800254a <HAL_ADC_MspInit+0xa6>
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	40012400 	.word	0x40012400
 800255c:	40021000 	.word	0x40021000
 8002560:	48000400 	.word	0x48000400
 8002564:	20000370 	.word	0x20000370
 8002568:	40020008 	.word	0x40020008

0800256c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800256c:	b510      	push	{r4, lr}
 800256e:	0004      	movs	r4, r0
 8002570:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002572:	2214      	movs	r2, #20
 8002574:	2100      	movs	r1, #0
 8002576:	a802      	add	r0, sp, #8
 8002578:	f003 fb1a 	bl	8005bb0 <memset>
  if(htim_pwm->Instance==TIM1)
 800257c:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <HAL_TIM_PWM_MspInit+0x5c>)
 800257e:	6822      	ldr	r2, [r4, #0]
 8002580:	429a      	cmp	r2, r3
 8002582:	d001      	beq.n	8002588 <HAL_TIM_PWM_MspInit+0x1c>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002584:	b008      	add	sp, #32
 8002586:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002588:	2180      	movs	r1, #128	; 0x80
 800258a:	4b10      	ldr	r3, [pc, #64]	; (80025cc <HAL_TIM_PWM_MspInit+0x60>)
 800258c:	0109      	lsls	r1, r1, #4
 800258e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002590:	480f      	ldr	r0, [pc, #60]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002592:	430a      	orrs	r2, r1
 8002594:	619a      	str	r2, [r3, #24]
 8002596:	699a      	ldr	r2, [r3, #24]
 8002598:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800259a:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 800259c:	9200      	str	r2, [sp, #0]
 800259e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a0:	695a      	ldr	r2, [r3, #20]
 80025a2:	02c9      	lsls	r1, r1, #11
 80025a4:	430a      	orrs	r2, r1
 80025a6:	615a      	str	r2, [r3, #20]
 80025a8:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80025aa:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ac:	400b      	ands	r3, r1
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80025b2:	2302      	movs	r3, #2
 80025b4:	0152      	lsls	r2, r2, #5
 80025b6:	9202      	str	r2, [sp, #8]
 80025b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025ba:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80025bc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80025c0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f000 fc4d 	bl	8002e60 <HAL_GPIO_Init>
}
 80025c6:	e7dd      	b.n	8002584 <HAL_TIM_PWM_MspInit+0x18>
 80025c8:	40012c00 	.word	0x40012c00
 80025cc:	40021000 	.word	0x40021000
 80025d0:	48000400 	.word	0x48000400

080025d4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80025d4:	2380      	movs	r3, #128	; 0x80
 80025d6:	6802      	ldr	r2, [r0, #0]
{
 80025d8:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 80025da:	05db      	lsls	r3, r3, #23
 80025dc:	429a      	cmp	r2, r3
 80025de:	d001      	beq.n	80025e4 <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80025e0:	b002      	add	sp, #8
 80025e2:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025e4:	2301      	movs	r3, #1
 80025e6:	4a04      	ldr	r2, [pc, #16]	; (80025f8 <HAL_TIM_Base_MspInit+0x24>)
 80025e8:	69d1      	ldr	r1, [r2, #28]
 80025ea:	4319      	orrs	r1, r3
 80025ec:	61d1      	str	r1, [r2, #28]
 80025ee:	69d2      	ldr	r2, [r2, #28]
 80025f0:	4013      	ands	r3, r2
 80025f2:	9301      	str	r3, [sp, #4]
 80025f4:	9b01      	ldr	r3, [sp, #4]
}
 80025f6:	e7f3      	b.n	80025e0 <HAL_TIM_Base_MspInit+0xc>
 80025f8:	40021000 	.word	0x40021000

080025fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025fc:	b5d0      	push	{r4, r6, r7, lr}
 80025fe:	0004      	movs	r4, r0
 8002600:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002602:	2214      	movs	r2, #20
 8002604:	2100      	movs	r1, #0
 8002606:	a802      	add	r0, sp, #8
 8002608:	f003 fad2 	bl	8005bb0 <memset>
  if(htim->Instance==TIM1)
 800260c:	4b1a      	ldr	r3, [pc, #104]	; (8002678 <HAL_TIM_MspPostInit+0x7c>)
 800260e:	6822      	ldr	r2, [r4, #0]
 8002610:	429a      	cmp	r2, r3
 8002612:	d001      	beq.n	8002618 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002614:	b008      	add	sp, #32
 8002616:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002618:	2180      	movs	r1, #128	; 0x80
 800261a:	4b18      	ldr	r3, [pc, #96]	; (800267c <HAL_TIM_MspPostInit+0x80>)
 800261c:	02c9      	lsls	r1, r1, #11
 800261e:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002620:	2602      	movs	r6, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002622:	430a      	orrs	r2, r1
 8002624:	615a      	str	r2, [r3, #20]
 8002626:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002628:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800262a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800262e:	9200      	str	r2, [sp, #0]
 8002630:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002632:	695a      	ldr	r2, [r3, #20]
 8002634:	0289      	lsls	r1, r1, #10
 8002636:	430a      	orrs	r2, r1
 8002638:	615a      	str	r2, [r3, #20]
 800263a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800263c:	22e0      	movs	r2, #224	; 0xe0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	400b      	ands	r3, r1
 8002640:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002642:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002644:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002646:	2302      	movs	r3, #2
 8002648:	0212      	lsls	r2, r2, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800264a:	a902      	add	r1, sp, #8
 800264c:	480c      	ldr	r0, [pc, #48]	; (8002680 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800264e:	9202      	str	r2, [sp, #8]
 8002650:	9303      	str	r3, [sp, #12]
 8002652:	9604      	str	r6, [sp, #16]
 8002654:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002656:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002658:	f000 fc02 	bl	8002e60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800265c:	22e0      	movs	r2, #224	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265e:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002660:	2302      	movs	r3, #2
 8002662:	00d2      	lsls	r2, r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002664:	a902      	add	r1, sp, #8
 8002666:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002668:	9202      	str	r2, [sp, #8]
 800266a:	9303      	str	r3, [sp, #12]
 800266c:	9604      	str	r6, [sp, #16]
 800266e:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002670:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002672:	f000 fbf5 	bl	8002e60 <HAL_GPIO_Init>
}
 8002676:	e7cd      	b.n	8002614 <HAL_TIM_MspPostInit+0x18>
 8002678:	40012c00 	.word	0x40012c00
 800267c:	40021000 	.word	0x40021000
 8002680:	48000400 	.word	0x48000400

08002684 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002684:	b530      	push	{r4, r5, lr}
 8002686:	0004      	movs	r4, r0
 8002688:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268a:	2214      	movs	r2, #20
 800268c:	2100      	movs	r1, #0
 800268e:	a802      	add	r0, sp, #8
 8002690:	f003 fa8e 	bl	8005bb0 <memset>
  if(huart->Instance==USART1)
 8002694:	4b27      	ldr	r3, [pc, #156]	; (8002734 <HAL_UART_MspInit+0xb0>)
 8002696:	6822      	ldr	r2, [r4, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d001      	beq.n	80026a0 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800269c:	b009      	add	sp, #36	; 0x24
 800269e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80026a0:	2180      	movs	r1, #128	; 0x80
 80026a2:	4b25      	ldr	r3, [pc, #148]	; (8002738 <HAL_UART_MspInit+0xb4>)
 80026a4:	01c9      	lsls	r1, r1, #7
 80026a6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a8:	4824      	ldr	r0, [pc, #144]	; (800273c <HAL_UART_MspInit+0xb8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80026aa:	430a      	orrs	r2, r1
 80026ac:	619a      	str	r2, [r3, #24]
 80026ae:	699a      	ldr	r2, [r3, #24]
 80026b0:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80026b4:	9200      	str	r2, [sp, #0]
 80026b6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b8:	695a      	ldr	r2, [r3, #20]
 80026ba:	02c9      	lsls	r1, r1, #11
 80026bc:	430a      	orrs	r2, r1
 80026be:	615a      	str	r2, [r3, #20]
 80026c0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80026c2:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c4:	400b      	ands	r3, r1
 80026c6:	9301      	str	r3, [sp, #4]
 80026c8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80026ca:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026cc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80026ce:	9202      	str	r2, [sp, #8]
 80026d0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d2:	f000 fbc5 	bl	8002e60 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80026d6:	4d1a      	ldr	r5, [pc, #104]	; (8002740 <HAL_UART_MspInit+0xbc>)
 80026d8:	4b1a      	ldr	r3, [pc, #104]	; (8002744 <HAL_UART_MspInit+0xc0>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026da:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80026dc:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026de:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026e0:	0028      	movs	r0, r5
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026e2:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e4:	60ab      	str	r3, [r5, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026e6:	60ea      	str	r2, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026e8:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026ea:	616b      	str	r3, [r5, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80026ec:	61ab      	str	r3, [r5, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ee:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026f0:	f000 fb82 	bl	8002df8 <HAL_DMA_Init>
 80026f4:	2800      	cmp	r0, #0
 80026f6:	d116      	bne.n	8002726 <HAL_UART_MspInit+0xa2>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80026f8:	4b13      	ldr	r3, [pc, #76]	; (8002748 <HAL_UART_MspInit+0xc4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80026fa:	6765      	str	r5, [r4, #116]	; 0x74
 80026fc:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80026fe:	4d13      	ldr	r5, [pc, #76]	; (800274c <HAL_UART_MspInit+0xc8>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002700:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002702:	602b      	str	r3, [r5, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002704:	2310      	movs	r3, #16
 8002706:	606b      	str	r3, [r5, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002708:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800270a:	0028      	movs	r0, r5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800270c:	60ab      	str	r3, [r5, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800270e:	60ea      	str	r2, [r5, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002710:	612b      	str	r3, [r5, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002712:	616b      	str	r3, [r5, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002714:	61ab      	str	r3, [r5, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002716:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002718:	f000 fb6e 	bl	8002df8 <HAL_DMA_Init>
 800271c:	2800      	cmp	r0, #0
 800271e:	d105      	bne.n	800272c <HAL_UART_MspInit+0xa8>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002720:	6725      	str	r5, [r4, #112]	; 0x70
 8002722:	626c      	str	r4, [r5, #36]	; 0x24
}
 8002724:	e7ba      	b.n	800269c <HAL_UART_MspInit+0x18>
      Error_Handler();
 8002726:	f7fe fbd9 	bl	8000edc <Error_Handler>
 800272a:	e7e5      	b.n	80026f8 <HAL_UART_MspInit+0x74>
      Error_Handler();
 800272c:	f7fe fbd6 	bl	8000edc <Error_Handler>
 8002730:	e7f6      	b.n	8002720 <HAL_UART_MspInit+0x9c>
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	40013800 	.word	0x40013800
 8002738:	40021000 	.word	0x40021000
 800273c:	48000400 	.word	0x48000400
 8002740:	200003b4 	.word	0x200003b4
 8002744:	40020030 	.word	0x40020030
 8002748:	4002001c 	.word	0x4002001c
 800274c:	200003f8 	.word	0x200003f8

08002750 <TIM1_BRK_UP_TRG_COM_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002750:	2201      	movs	r2, #1
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
/**
  * @brief  This function handles first motor TIMx Update, Break-in interrupt request.
  * @param  None
  */
void TIMx_UP_BRK_M1_IRQHandler(void)
{
 8002754:	b510      	push	{r4, lr}
 8002756:	6919      	ldr	r1, [r3, #16]
 8002758:	420a      	tst	r2, r1
 800275a:	d002      	beq.n	8002762 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x12>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800275c:	68d9      	ldr	r1, [r3, #12]
 800275e:	420a      	tst	r2, r1
 8002760:	d10e      	bne.n	8002780 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x30>
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002762:	2280      	movs	r2, #128	; 0x80
 8002764:	4b09      	ldr	r3, [pc, #36]	; (800278c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
 8002766:	6919      	ldr	r1, [r3, #16]
 8002768:	420a      	tst	r2, r1
 800276a:	d008      	beq.n	800277e <TIM1_BRK_UP_TRG_COM_IRQHandler+0x2e>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
 800276c:	68d9      	ldr	r1, [r3, #12]
 800276e:	420a      	tst	r2, r1
 8002770:	d005      	beq.n	800277e <TIM1_BRK_UP_TRG_COM_IRQHandler+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8002772:	3a02      	subs	r2, #2
 8002774:	3aff      	subs	r2, #255	; 0xff
    /* USER CODE END PWM_Update */
  }
  if(LL_TIM_IsActiveFlag_BRK(TIM1) && LL_TIM_IsEnabledIT_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    SixPwm_BRK_IRQHandler(&PWM_Handle_M1);
 8002776:	4806      	ldr	r0, [pc, #24]	; (8002790 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 8002778:	611a      	str	r2, [r3, #16]
 800277a:	f002 fe53 	bl	8005424 <SixPwm_BRK_IRQHandler>
   /* No other interrupts are routed to this handler */
  }
  /* USER CODE BEGIN TIMx_UP_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 1 */
}
 800277e:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002780:	3a03      	subs	r2, #3
 8002782:	611a      	str	r2, [r3, #16]
    (void)TSK_HighFrequencyTask();
 8002784:	f7fe fed8 	bl	8001538 <TSK_HighFrequencyTask>
 8002788:	e7eb      	b.n	8002762 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x12>
 800278a:	46c0      	nop			; (mov r8, r8)
 800278c:	40012c00 	.word	0x40012c00
 8002790:	20000140 	.word	0x20000140

08002794 <DMA1_Channel1_IRQHandler>:
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
{
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1));
 8002794:	2302      	movs	r3, #2
 8002796:	4a08      	ldr	r2, [pc, #32]	; (80027b8 <DMA1_Channel1_IRQHandler+0x24>)
/**
  * @brief  This function handles BEMF sensing interrupt request.
  * @param[in] None
  */
void BEMF_READING_IRQHandler(void)
{
 8002798:	b510      	push	{r4, lr}
 800279a:	6811      	ldr	r1, [r2, #0]
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 0 */

  /* USER CODE END CURRENT_REGULATION_IRQn 0 */

  if(LL_DMA_IsActiveFlag_TC1(DMA1) && LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_1))
 800279c:	420b      	tst	r3, r1
 800279e:	d003      	beq.n	80027a8 <DMA1_Channel1_IRQHandler+0x14>
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80027a0:	4906      	ldr	r1, [pc, #24]	; (80027bc <DMA1_Channel1_IRQHandler+0x28>)
 80027a2:	6809      	ldr	r1, [r1, #0]
 80027a4:	420b      	tst	r3, r1
 80027a6:	d100      	bne.n	80027aa <DMA1_Channel1_IRQHandler+0x16>
    BADC_IsZcDetected( &Bemf_ADC_M1, &PWM_Handle_M1._Super );
  }
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 2 */

  /* USER CODE END CURRENT_REGULATION_IRQn 2 */
}
 80027a8:	bd10      	pop	{r4, pc}
    BADC_IsZcDetected( &Bemf_ADC_M1, &PWM_Handle_M1._Super );
 80027aa:	4905      	ldr	r1, [pc, #20]	; (80027c0 <DMA1_Channel1_IRQHandler+0x2c>)
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 80027ac:	6053      	str	r3, [r2, #4]
 80027ae:	4805      	ldr	r0, [pc, #20]	; (80027c4 <DMA1_Channel1_IRQHandler+0x30>)
 80027b0:	f001 ffb0 	bl	8004714 <BADC_IsZcDetected>
}
 80027b4:	e7f8      	b.n	80027a8 <DMA1_Channel1_IRQHandler+0x14>
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	40020000 	.word	0x40020000
 80027bc:	40020008 	.word	0x40020008
 80027c0:	20000140 	.word	0x20000140
 80027c4:	20000000 	.word	0x20000000

080027c8 <TIM2_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80027c8:	2201      	movs	r2, #1
  */
void PERIOD_COMM_IRQHandler(void)
{
  /* TIM Update event */

  if(LL_TIM_IsActiveFlag_UPDATE(Bemf_ADC_M1.pParams_str->LfTim) && LL_TIM_IsEnabledIT_UPDATE(Bemf_ADC_M1.pParams_str->LfTim))
 80027ca:	4809      	ldr	r0, [pc, #36]	; (80027f0 <TIM2_IRQHandler+0x28>)
{
 80027cc:	b510      	push	{r4, lr}
  if(LL_TIM_IsActiveFlag_UPDATE(Bemf_ADC_M1.pParams_str->LfTim) && LL_TIM_IsEnabledIT_UPDATE(Bemf_ADC_M1.pParams_str->LfTim))
 80027ce:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6919      	ldr	r1, [r3, #16]
 80027d4:	420a      	tst	r2, r1
 80027d6:	d00a      	beq.n	80027ee <TIM2_IRQHandler+0x26>
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 80027d8:	68d9      	ldr	r1, [r3, #12]
 80027da:	420a      	tst	r2, r1
 80027dc:	d007      	beq.n	80027ee <TIM2_IRQHandler+0x26>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80027de:	3a03      	subs	r2, #3
 80027e0:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_UPDATE(Bemf_ADC_M1.pParams_str->LfTim);
    BADC_StepChangeEvent(&Bemf_ADC_M1, 0, &PWM_Handle_M1._Super);
 80027e2:	2100      	movs	r1, #0
 80027e4:	4a03      	ldr	r2, [pc, #12]	; (80027f4 <TIM2_IRQHandler+0x2c>)
 80027e6:	f002 f931 	bl	8004a4c <BADC_StepChangeEvent>
    (void)TSK_HighFrequencyTask();
 80027ea:	f7fe fea5 	bl	8001538 <TSK_HighFrequencyTask>
  }
}
 80027ee:	bd10      	pop	{r4, pc}
 80027f0:	20000000 	.word	0x20000000
 80027f4:	20000140 	.word	0x20000140

080027f8 <DMA1_Channel2_3_IRQHandler>:
}

//cstat !MISRAC2012-Rule-8.13
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 80027f8:	2280      	movs	r2, #128	; 0x80
 80027fa:	4b05      	ldr	r3, [pc, #20]	; (8002810 <DMA1_Channel2_3_IRQHandler+0x18>)
 80027fc:	0092      	lsls	r2, r2, #2
 80027fe:	6819      	ldr	r1, [r3, #0]

void DMA1_Channel2_3_IRQHandler (void)
{
 8002800:	b510      	push	{r4, lr}
 8002802:	4211      	tst	r1, r2
 8002804:	d003      	beq.n	800280e <DMA1_Channel2_3_IRQHandler+0x16>
  /* Buffer is ready by the HW layer to be processed */
  if (LL_DMA_IsActiveFlag_TC (DMA_RX_A, DMACH_RX_A) ){
    LL_DMA_ClearFlag_TC (DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8002806:	4803      	ldr	r0, [pc, #12]	; (8002814 <DMA1_Channel2_3_IRQHandler+0x1c>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	f7fe f91b 	bl	8000a44 <ASPEP_HWDataReceivedIT>
  }
}
 800280e:	bd10      	pop	{r4, pc}
 8002810:	40020000 	.word	0x40020000
 8002814:	200002a8 	.word	0x200002a8

08002818 <USART1_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8002818:	2240      	movs	r2, #64	; 0x40
 800281a:	4b24      	ldr	r3, [pc, #144]	; (80028ac <USART1_IRQHandler+0x94>)

void USART1_IRQHandler(void)
{
 800281c:	b510      	push	{r4, lr}
 800281e:	69d9      	ldr	r1, [r3, #28]
 8002820:	420a      	tst	r2, r1
 8002822:	d008      	beq.n	8002836 <USART1_IRQHandler+0x1e>
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002824:	2401      	movs	r4, #1
 8002826:	4822      	ldr	r0, [pc, #136]	; (80028b0 <USART1_IRQHandler+0x98>)
 8002828:	6801      	ldr	r1, [r0, #0]
 800282a:	43a1      	bics	r1, r4
 800282c:	6001      	str	r1, [r0, #0]
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 800282e:	4821      	ldr	r0, [pc, #132]	; (80028b4 <USART1_IRQHandler+0x9c>)
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8002830:	621a      	str	r2, [r3, #32]
 8002832:	f7fd ff33 	bl	800069c <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002836:	2208      	movs	r2, #8
 8002838:	4b1c      	ldr	r3, [pc, #112]	; (80028ac <USART1_IRQHandler+0x94>)
 800283a:	69d9      	ldr	r1, [r3, #28]
 800283c:	420a      	tst	r2, r1
 800283e:	d00b      	beq.n	8002858 <USART1_IRQHandler+0x40>
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002840:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002842:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002846:	3a07      	subs	r2, #7
 8002848:	f382 8810 	msr	PRIMASK, r2
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800284c:	2010      	movs	r0, #16
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4302      	orrs	r2, r0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	f381 8810 	msr	PRIMASK, r1
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8002858:	2210      	movs	r2, #16
 800285a:	4b14      	ldr	r3, [pc, #80]	; (80028ac <USART1_IRQHandler+0x94>)
 800285c:	69d9      	ldr	r1, [r3, #28]
 800285e:	420a      	tst	r2, r1
 8002860:	d023      	beq.n	80028aa <USART1_IRQHandler+0x92>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8002862:	6819      	ldr	r1, [r3, #0]
 8002864:	420a      	tst	r2, r1
 8002866:	d020      	beq.n	80028aa <USART1_IRQHandler+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002868:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800286c:	2101      	movs	r1, #1
 800286e:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002872:	6818      	ldr	r0, [r3, #0]
 8002874:	4390      	bics	r0, r2
 8002876:	6018      	str	r0, [r3, #0]
 8002878:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800287c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002880:	f381 8810 	msr	PRIMASK, r1
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002884:	2040      	movs	r0, #64	; 0x40
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	4382      	bics	r2, r0
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	f384 8810 	msr	PRIMASK, r4
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8002890:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002892:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002896:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	4302      	orrs	r2, r0
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	f384 8810 	msr	PRIMASK, r4
    /* To be sure we fetch the potential pendig data*/
    /* We disable the DMA request, Read the dummy data, endable back the DMA request */
    LL_USART_DisableDMAReq_RX (USARTA);
    LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX (USARTA);
    ASPEP_HWDMAReset (&aspepOverUartA);
 80028a4:	4803      	ldr	r0, [pc, #12]	; (80028b4 <USART1_IRQHandler+0x9c>)
 80028a6:	f7fe f91b 	bl	8000ae0 <ASPEP_HWDMAReset>
  /* USER CODE END USART1_IRQHandlern 0 */

  /* USER CODE BEGIN USART1_IRQHandler 1 */

  /* USER CODE END USART1_IRQHandler 1 */
}
 80028aa:	bd10      	pop	{r4, pc}
 80028ac:	40013800 	.word	0x40013800
 80028b0:	4002001c 	.word	0x4002001c
 80028b4:	200002a8 	.word	0x200002a8

080028b8 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 80028b8:	b510      	push	{r4, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 80028ba:	f7fe ff41 	bl	8001740 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80028be:	e7fe      	b.n	80028be <HardFault_Handler+0x6>

080028c0 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 80028c0:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 80028c2:	4c0d      	ldr	r4, [pc, #52]	; (80028f8 <SysTick_Handler+0x38>)
 80028c4:	7823      	ldrb	r3, [r4, #0]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d00f      	beq.n	80028ea <SysTick_Handler+0x2a>
  }
  else
  {
    /* Nothing to do */
  }
  SystickDividerCounter ++;
 80028ca:	3301      	adds	r3, #1
 80028cc:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 80028ce:	2280      	movs	r2, #128	; 0x80
 80028d0:	7023      	strb	r3, [r4, #0]
 80028d2:	4b0a      	ldr	r3, [pc, #40]	; (80028fc <SysTick_Handler+0x3c>)
 80028d4:	0092      	lsls	r2, r2, #2
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	4211      	tst	r1, r2
 80028da:	d003      	beq.n	80028e4 <SysTick_Handler+0x24>

  /* Buffer is ready by the HW layer to be processed */
  if (LL_DMA_IsActiveFlag_TC (DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC (DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 80028dc:	4808      	ldr	r0, [pc, #32]	; (8002900 <SysTick_Handler+0x40>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80028de:	605a      	str	r2, [r3, #4]
 80028e0:	f7fe f8b0 	bl	8000a44 <ASPEP_HWDataReceivedIT>
  }

  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */

    MC_RunMotorControlTasks();
 80028e4:	f7fe ff1e 	bl	8001724 <MC_RunMotorControlTasks>

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 80028e8:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 80028ea:	f000 f8d9 	bl	8002aa0 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 80028ee:	f000 fa7f 	bl	8002df0 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e7eb      	b.n	80028ce <SysTick_Handler+0xe>
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	20000304 	.word	0x20000304
 80028fc:	40020000 	.word	0x40020000
 8002900:	200002a8 	.word	0x200002a8

08002904 <EXTI0_1_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8002904:	2201      	movs	r2, #1
 8002906:	4b05      	ldr	r3, [pc, #20]	; (800291c <EXTI0_1_IRQHandler+0x18>)

/**
  * @brief  This function handles Button IRQ on PIN PF0.
  */
void EXTI0_1_IRQHandler (void)
{
 8002908:	b510      	push	{r4, lr}
 800290a:	6959      	ldr	r1, [r3, #20]
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_0) )
 800290c:	420a      	tst	r2, r1
 800290e:	d100      	bne.n	8002912 <EXTI0_1_IRQHandler+0xe>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_0);
    UI_HandleStartStopButton_cb ();
  }

}
 8002910:	bd10      	pop	{r4, pc}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8002912:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 8002914:	f7fe ff24 	bl	8001760 <UI_HandleStartStopButton_cb>
}
 8002918:	e7fa      	b.n	8002910 <EXTI0_1_IRQHandler+0xc>
 800291a:	46c0      	nop			; (mov r8, r8)
 800291c:	40010400 	.word	0x40010400

08002920 <UASPEP_INIT>:
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8002920:	2240      	movs	r2, #64	; 0x40
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8002922:	6803      	ldr	r3, [r0, #0]
{
 8002924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002926:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002928:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800292c:	2101      	movs	r1, #1
 800292e:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8002932:	681c      	ldr	r4, [r3, #0]
 8002934:	4314      	orrs	r4, r2
 8002936:	601c      	str	r4, [r3, #0]
 8002938:	f385 8810 	msr	PRIMASK, r5
    LL_USART_EnableIT_TC(pHandle->USARTx);

    /* Enable DMA UART to start the TX request */
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);
 800293c:	6804      	ldr	r4, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800293e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002942:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002946:	2680      	movs	r6, #128	; 0x80
 8002948:	68a3      	ldr	r3, [r4, #8]
 800294a:	4333      	orrs	r3, r6
 800294c:	60a3      	str	r3, [r4, #8]
 800294e:	f385 8810 	msr	PRIMASK, r5

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8002952:	6805      	ldr	r5, [r0, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002954:	6904      	ldr	r4, [r0, #16]
 8002956:	002e      	movs	r6, r5
 8002958:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <UASPEP_INIT+0x88>)
 800295a:	3628      	adds	r6, #40	; 0x28
 800295c:	191c      	adds	r4, r3, r4
 800295e:	3c01      	subs	r4, #1
 8002960:	7827      	ldrb	r7, [r4, #0]
 8002962:	6884      	ldr	r4, [r0, #8]
 8002964:	19e4      	adds	r4, r4, r7
 8002966:	60a6      	str	r6, [r4, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8002968:	622a      	str	r2, [r5, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800296a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800296e:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8002972:	68ac      	ldr	r4, [r5, #8]
 8002974:	430c      	orrs	r4, r1
 8002976:	60ac      	str	r4, [r5, #8]
 8002978:	f386 8810 	msr	PRIMASK, r6
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 800297c:	6804      	ldr	r4, [r0, #0]
 800297e:	68c6      	ldr	r6, [r0, #12]
 8002980:	0025      	movs	r5, r4
 8002982:	199b      	adds	r3, r3, r6
 8002984:	3b01      	subs	r3, #1
 8002986:	781e      	ldrb	r6, [r3, #0]
 8002988:	6843      	ldr	r3, [r0, #4]
 800298a:	3524      	adds	r5, #36	; 0x24
 800298c:	199b      	adds	r3, r3, r6
 800298e:	609d      	str	r5, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8002990:	6222      	str	r2, [r4, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002992:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002996:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800299a:	68a3      	ldr	r3, [r4, #8]
 800299c:	4313      	orrs	r3, r2
 800299e:	60a3      	str	r3, [r4, #8]
 80029a0:	f380 8810 	msr	PRIMASK, r0
}
 80029a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	08005fe4 	.word	0x08005fe4

080029ac <UASPEP_SEND_PACKET>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 80029ac:	b530      	push	{r4, r5, lr}
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 80029ae:	2501      	movs	r5, #1
{
 80029b0:	0014      	movs	r4, r2
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80029b2:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <UASPEP_SEND_PACKET+0x34>)
 80029b4:	6902      	ldr	r2, [r0, #16]
 80029b6:	189b      	adds	r3, r3, r2
 80029b8:	3b01      	subs	r3, #1
 80029ba:	781a      	ldrb	r2, [r3, #0]
 80029bc:	6883      	ldr	r3, [r0, #8]
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
  }
  else
  {
    result = false;
 80029be:	2000      	movs	r0, #0
 80029c0:	189b      	adds	r3, r3, r2
 80029c2:	681a      	ldr	r2, [r3, #0]
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 80029c4:	4215      	tst	r5, r2
 80029c6:	d109      	bne.n	80029dc <UASPEP_SEND_PACKET+0x30>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80029c8:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80029ca:	6859      	ldr	r1, [r3, #4]
    result = true;
 80029cc:	3001      	adds	r0, #1
 80029ce:	0c09      	lsrs	r1, r1, #16
 80029d0:	040a      	lsls	r2, r1, #16
 80029d2:	4322      	orrs	r2, r4
 80029d4:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	432a      	orrs	r2, r5
 80029da:	601a      	str	r2, [r3, #0]
  }
  return (result);
}
 80029dc:	bd30      	pop	{r4, r5, pc}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	08005fe4 	.word	0x08005fe4

080029e4 <UASPEP_RECEIVE_BUFFER>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 80029e4:	b510      	push	{r4, lr}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80029e6:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <UASPEP_RECEIVE_BUFFER+0x2c>)
 80029e8:	68c4      	ldr	r4, [r0, #12]
 80029ea:	191b      	adds	r3, r3, r4
 80029ec:	3b01      	subs	r3, #1
 80029ee:	781c      	ldrb	r4, [r3, #0]
 80029f0:	6843      	ldr	r3, [r0, #4]
 80029f2:	191b      	adds	r3, r3, r4
 80029f4:	2401      	movs	r4, #1
 80029f6:	6818      	ldr	r0, [r3, #0]
 80029f8:	43a0      	bics	r0, r4
 80029fa:	6018      	str	r0, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80029fc:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80029fe:	6859      	ldr	r1, [r3, #4]
 8002a00:	0c09      	lsrs	r1, r1, #16
 8002a02:	0409      	lsls	r1, r1, #16
 8002a04:	4311      	orrs	r1, r2
 8002a06:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	4322      	orrs	r2, r4
 8002a0c:	601a      	str	r2, [r3, #0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8002a0e:	bd10      	pop	{r4, pc}
 8002a10:	08005fe4 	.word	0x08005fe4

08002a14 <UASPEP_IDLE_ENABLE>:
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8002a14:	2110      	movs	r1, #16
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8002a16:	6803      	ldr	r3, [r0, #0]
 8002a18:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a1a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	f380 8810 	msr	PRIMASK, r0
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8002a2e:	4770      	bx	lr

08002a30 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002a30:	4770      	bx	lr
 8002a32:	46c0      	nop			; (mov r8, r8)

08002a34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a34:	b570      	push	{r4, r5, r6, lr}
 8002a36:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a38:	20fa      	movs	r0, #250	; 0xfa
 8002a3a:	4b0e      	ldr	r3, [pc, #56]	; (8002a74 <HAL_InitTick+0x40>)
 8002a3c:	0080      	lsls	r0, r0, #2
 8002a3e:	7819      	ldrb	r1, [r3, #0]
 8002a40:	f7fd fb62 	bl	8000108 <__udivsi3>
 8002a44:	4d0c      	ldr	r5, [pc, #48]	; (8002a78 <HAL_InitTick+0x44>)
 8002a46:	0001      	movs	r1, r0
 8002a48:	6828      	ldr	r0, [r5, #0]
 8002a4a:	f7fd fb5d 	bl	8000108 <__udivsi3>
 8002a4e:	f000 f9b3 	bl	8002db8 <HAL_SYSTICK_Config>
 8002a52:	2800      	cmp	r0, #0
 8002a54:	d10c      	bne.n	8002a70 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8002a56:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a58:	2c03      	cmp	r4, #3
 8002a5a:	d900      	bls.n	8002a5e <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8002a5c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a5e:	3802      	subs	r0, #2
 8002a60:	2200      	movs	r2, #0
 8002a62:	0021      	movs	r1, r4
 8002a64:	f000 f96a 	bl	8002d3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a68:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <HAL_InitTick+0x48>)
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8002a6e:	e7f5      	b.n	8002a5c <HAL_InitTick+0x28>
    return HAL_ERROR;
 8002a70:	2001      	movs	r0, #1
 8002a72:	e7f3      	b.n	8002a5c <HAL_InitTick+0x28>
 8002a74:	2000030c 	.word	0x2000030c
 8002a78:	20000308 	.word	0x20000308
 8002a7c:	20000310 	.word	0x20000310

08002a80 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a80:	2110      	movs	r1, #16
 8002a82:	4a06      	ldr	r2, [pc, #24]	; (8002a9c <HAL_Init+0x1c>)
{
 8002a84:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a86:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a88:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a8a:	430b      	orrs	r3, r1
 8002a8c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a8e:	f7ff ffd1 	bl	8002a34 <HAL_InitTick>
  HAL_MspInit();
 8002a92:	f7ff fcef 	bl	8002474 <HAL_MspInit>
}
 8002a96:	2000      	movs	r0, #0
 8002a98:	bd10      	pop	{r4, pc}
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	40022000 	.word	0x40022000

08002aa0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002aa0:	4a03      	ldr	r2, [pc, #12]	; (8002ab0 <HAL_IncTick+0x10>)
 8002aa2:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <HAL_IncTick+0x14>)
 8002aa4:	6811      	ldr	r1, [r2, #0]
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	185b      	adds	r3, r3, r1
 8002aaa:	6013      	str	r3, [r2, #0]
}
 8002aac:	4770      	bx	lr
 8002aae:	46c0      	nop			; (mov r8, r8)
 8002ab0:	20000704 	.word	0x20000704
 8002ab4:	2000030c 	.word	0x2000030c

08002ab8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002ab8:	4b01      	ldr	r3, [pc, #4]	; (8002ac0 <HAL_GetTick+0x8>)
 8002aba:	6818      	ldr	r0, [r3, #0]
}
 8002abc:	4770      	bx	lr
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	20000704 	.word	0x20000704

08002ac4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ac4:	b570      	push	{r4, r5, r6, lr}
 8002ac6:	1e04      	subs	r4, r0, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
 8002ac8:	d100      	bne.n	8002acc <HAL_ADC_Init+0x8>
 8002aca:	e082      	b.n	8002bd2 <HAL_ADC_Init+0x10e>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002acc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d069      	beq.n	8002ba6 <HAL_ADC_Init+0xe2>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ad2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ad4:	06db      	lsls	r3, r3, #27
 8002ad6:	d460      	bmi.n	8002b9a <HAL_ADC_Init+0xd6>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002ad8:	6822      	ldr	r2, [r4, #0]
 8002ada:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8002adc:	075b      	lsls	r3, r3, #29
 8002ade:	d45c      	bmi.n	8002b9a <HAL_ADC_Init+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ae0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ae2:	4949      	ldr	r1, [pc, #292]	; (8002c08 <HAL_ADC_Init+0x144>)
 8002ae4:	400b      	ands	r3, r1
 8002ae6:	3106      	adds	r1, #6
 8002ae8:	31ff      	adds	r1, #255	; 0xff
 8002aea:	430b      	orrs	r3, r1
 8002aec:	63a3      	str	r3, [r4, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002aee:	2303      	movs	r3, #3
 8002af0:	6891      	ldr	r1, [r2, #8]
 8002af2:	400b      	ands	r3, r1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d05c      	beq.n	8002bb2 <HAL_ADC_Init+0xee>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002af8:	2118      	movs	r1, #24
 8002afa:	68d3      	ldr	r3, [r2, #12]
 8002afc:	438b      	bics	r3, r1
 8002afe:	68a1      	ldr	r1, [r4, #8]
 8002b00:	430b      	orrs	r3, r1
 8002b02:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002b04:	6913      	ldr	r3, [r2, #16]
 8002b06:	6861      	ldr	r1, [r4, #4]
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	089b      	lsrs	r3, r3, #2
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	6113      	str	r3, [r2, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002b10:	68d3      	ldr	r3, [r2, #12]
 8002b12:	493e      	ldr	r1, [pc, #248]	; (8002c0c <HAL_ADC_Init+0x148>)
 8002b14:	400b      	ands	r3, r1
 8002b16:	60d3      	str	r3, [r2, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b18:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002b1a:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b1c:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002b1e:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b20:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002b22:	7ea0      	ldrb	r0, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002b24:	68e1      	ldr	r1, [r4, #12]
 8002b26:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002b28:	0341      	lsls	r1, r0, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002b2a:	430b      	orrs	r3, r1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002b2c:	2124      	movs	r1, #36	; 0x24
 8002b2e:	5c61      	ldrb	r1, [r4, r1]
 8002b30:	0049      	lsls	r1, r1, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002b32:	430b      	orrs	r3, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002b34:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002b36:	3901      	subs	r1, #1
 8002b38:	1e4d      	subs	r5, r1, #1
 8002b3a:	41a9      	sbcs	r1, r5
 8002b3c:	0309      	lsls	r1, r1, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002b3e:	430b      	orrs	r3, r1
 8002b40:	6921      	ldr	r1, [r4, #16]
 8002b42:	3902      	subs	r1, #2
 8002b44:	424d      	negs	r5, r1
 8002b46:	4169      	adcs	r1, r5
 8002b48:	0089      	lsls	r1, r1, #2
 8002b4a:	430b      	orrs	r3, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b4c:	7ee1      	ldrb	r1, [r4, #27]
 8002b4e:	2901      	cmp	r1, #1
 8002b50:	d04b      	beq.n	8002bea <HAL_ADC_Init+0x126>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b52:	20c2      	movs	r0, #194	; 0xc2
 8002b54:	69e1      	ldr	r1, [r4, #28]
 8002b56:	30ff      	adds	r0, #255	; 0xff
 8002b58:	4281      	cmp	r1, r0
 8002b5a:	d002      	beq.n	8002b62 <HAL_ADC_Init+0x9e>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002b5c:	6a20      	ldr	r0, [r4, #32]
 8002b5e:	4301      	orrs	r1, r0
 8002b60:	430b      	orrs	r3, r1
                    hadc->Init.ExternalTrigConvEdge );
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002b62:	68d1      	ldr	r1, [r2, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002b64:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002b66:	4319      	orrs	r1, r3
 8002b68:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002b6a:	2180      	movs	r1, #128	; 0x80
 8002b6c:	0549      	lsls	r1, r1, #21
 8002b6e:	428d      	cmp	r5, r1
 8002b70:	d026      	beq.n	8002bc0 <HAL_ADC_Init+0xfc>
 8002b72:	1e69      	subs	r1, r5, #1
 8002b74:	2906      	cmp	r1, #6
 8002b76:	d923      	bls.n	8002bc0 <HAL_ADC_Init+0xfc>
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002b78:	68d2      	ldr	r2, [r2, #12]
 8002b7a:	4925      	ldr	r1, [pc, #148]	; (8002c10 <HAL_ADC_Init+0x14c>)
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d029      	beq.n	8002bd6 <HAL_ADC_Init+0x112>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b82:	2212      	movs	r2, #18
 8002b84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 8002b86:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8002b88:	4393      	bics	r3, r2
 8002b8a:	3a02      	subs	r2, #2
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b92:	3a0f      	subs	r2, #15
 8002b94:	4313      	orrs	r3, r2
 8002b96:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8002b98:	e004      	b.n	8002ba4 <HAL_ADC_Init+0xe0>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b9a:	2210      	movs	r2, #16
        
    tmp_hal_status = HAL_ERROR;
 8002b9c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8002ba4:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Lock = HAL_UNLOCKED;
 8002ba6:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8002ba8:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8002baa:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8002bac:	f7ff fc7a 	bl	80024a4 <HAL_ADC_MspInit>
 8002bb0:	e78f      	b.n	8002ad2 <HAL_ADC_Init+0xe>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002bb2:	6811      	ldr	r1, [r2, #0]
 8002bb4:	420b      	tst	r3, r1
 8002bb6:	d1ab      	bne.n	8002b10 <HAL_ADC_Init+0x4c>
 8002bb8:	68d3      	ldr	r3, [r2, #12]
 8002bba:	041b      	lsls	r3, r3, #16
 8002bbc:	d4a8      	bmi.n	8002b10 <HAL_ADC_Init+0x4c>
 8002bbe:	e79b      	b.n	8002af8 <HAL_ADC_Init+0x34>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002bc0:	2107      	movs	r1, #7
 8002bc2:	6950      	ldr	r0, [r2, #20]
 8002bc4:	4388      	bics	r0, r1
 8002bc6:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002bc8:	6950      	ldr	r0, [r2, #20]
 8002bca:	4029      	ands	r1, r5
 8002bcc:	4301      	orrs	r1, r0
 8002bce:	6151      	str	r1, [r2, #20]
 8002bd0:	e7d2      	b.n	8002b78 <HAL_ADC_Init+0xb4>
    return HAL_ERROR;
 8002bd2:	2001      	movs	r0, #1
 8002bd4:	e7e6      	b.n	8002ba4 <HAL_ADC_Init+0xe0>
      ADC_CLEAR_ERRORCODE(hadc);
 8002bd6:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002bd8:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8002bda:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8002bdc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bde:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002be0:	4393      	bics	r3, r2
 8002be2:	3a02      	subs	r2, #2
 8002be4:	4313      	orrs	r3, r2
 8002be6:	63a3      	str	r3, [r4, #56]	; 0x38
 8002be8:	e7dc      	b.n	8002ba4 <HAL_ADC_Init+0xe0>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bea:	2800      	cmp	r0, #0
 8002bec:	d103      	bne.n	8002bf6 <HAL_ADC_Init+0x132>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002bee:	2180      	movs	r1, #128	; 0x80
 8002bf0:	0249      	lsls	r1, r1, #9
 8002bf2:	430b      	orrs	r3, r1
 8002bf4:	e7ad      	b.n	8002b52 <HAL_ADC_Init+0x8e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bf6:	2520      	movs	r5, #32
 8002bf8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002bfa:	4328      	orrs	r0, r5
 8002bfc:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfe:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002c00:	4301      	orrs	r1, r0
 8002c02:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002c04:	e7a5      	b.n	8002b52 <HAL_ADC_Init+0x8e>
 8002c06:	46c0      	nop			; (mov r8, r8)
 8002c08:	fffffefd 	.word	0xfffffefd
 8002c0c:	fffe0219 	.word	0xfffe0219
 8002c10:	833fffe7 	.word	0x833fffe7

08002c14 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8002c14:	2300      	movs	r3, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c16:	2234      	movs	r2, #52	; 0x34
{
 8002c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c1a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8002c1c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002c1e:	5c83      	ldrb	r3, [r0, r2]
{
 8002c20:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002c22:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d060      	beq.n	8002cea <HAL_ADC_ConfigChannel+0xd6>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	5483      	strb	r3, [r0, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c2c:	6805      	ldr	r5, [r0, #0]
 8002c2e:	68aa      	ldr	r2, [r5, #8]
 8002c30:	0752      	lsls	r2, r2, #29
 8002c32:	d509      	bpl.n	8002c48 <HAL_ADC_ConfigChannel+0x34>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c34:	2220      	movs	r2, #32
 8002c36:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	6383      	str	r3, [r0, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002c3c:	2001      	movs	r0, #1
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c3e:	2334      	movs	r3, #52	; 0x34
 8002c40:	2200      	movs	r2, #0
 8002c42:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8002c44:	b003      	add	sp, #12
 8002c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8002c48:	4a36      	ldr	r2, [pc, #216]	; (8002d24 <HAL_ADC_ConfigChannel+0x110>)
 8002c4a:	6848      	ldr	r0, [r1, #4]
 8002c4c:	4290      	cmp	r0, r2
 8002c4e:	d030      	beq.n	8002cb2 <HAL_ADC_ConfigChannel+0x9e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002c50:	680a      	ldr	r2, [r1, #0]
 8002c52:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8002c54:	4093      	lsls	r3, r2
 8002c56:	0018      	movs	r0, r3
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002c58:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002c5a:	4338      	orrs	r0, r7
 8002c5c:	62a8      	str	r0, [r5, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002c5e:	055b      	lsls	r3, r3, #21
 8002c60:	429e      	cmp	r6, r3
 8002c62:	d00f      	beq.n	8002c84 <HAL_ADC_ConfigChannel+0x70>
 8002c64:	3e01      	subs	r6, #1
 8002c66:	2e06      	cmp	r6, #6
 8002c68:	d90c      	bls.n	8002c84 <HAL_ADC_ConfigChannel+0x70>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002c6a:	2307      	movs	r3, #7
 8002c6c:	6888      	ldr	r0, [r1, #8]
 8002c6e:	6969      	ldr	r1, [r5, #20]
 8002c70:	4019      	ands	r1, r3
 8002c72:	4288      	cmp	r0, r1
 8002c74:	d006      	beq.n	8002c84 <HAL_ADC_ConfigChannel+0x70>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002c76:	6969      	ldr	r1, [r5, #20]
 8002c78:	4399      	bics	r1, r3
 8002c7a:	6169      	str	r1, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002c7c:	6969      	ldr	r1, [r5, #20]
 8002c7e:	4003      	ands	r3, r0
 8002c80:	430b      	orrs	r3, r1
 8002c82:	616b      	str	r3, [r5, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c84:	0013      	movs	r3, r2
 8002c86:	3b10      	subs	r3, #16
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d810      	bhi.n	8002cae <HAL_ADC_ConfigChannel+0x9a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002c8c:	4926      	ldr	r1, [pc, #152]	; (8002d28 <HAL_ADC_ConfigChannel+0x114>)
 8002c8e:	680b      	ldr	r3, [r1, #0]
 8002c90:	2a10      	cmp	r2, #16
 8002c92:	d02e      	beq.n	8002cf2 <HAL_ADC_ConfigChannel+0xde>
 8002c94:	3a11      	subs	r2, #17
 8002c96:	1e50      	subs	r0, r2, #1
 8002c98:	4182      	sbcs	r2, r0
 8002c9a:	20c0      	movs	r0, #192	; 0xc0
 8002c9c:	4252      	negs	r2, r2
 8002c9e:	0400      	lsls	r0, r0, #16
 8002ca0:	4002      	ands	r2, r0
 8002ca2:	2080      	movs	r0, #128	; 0x80
 8002ca4:	03c0      	lsls	r0, r0, #15
 8002ca6:	4684      	mov	ip, r0
 8002ca8:	4462      	add	r2, ip
 8002caa:	4313      	orrs	r3, r2
 8002cac:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cae:	2000      	movs	r0, #0
 8002cb0:	e7c5      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002cb2:	680a      	ldr	r2, [r1, #0]
 8002cb4:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8002cb6:	4093      	lsls	r3, r2
 8002cb8:	4398      	bics	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002cba:	0013      	movs	r3, r2
 8002cbc:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002cbe:	62a8      	str	r0, [r5, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d8f4      	bhi.n	8002cae <HAL_ADC_ConfigChannel+0x9a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002cc4:	4b18      	ldr	r3, [pc, #96]	; (8002d28 <HAL_ADC_ConfigChannel+0x114>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2a10      	cmp	r2, #16
 8002cca:	d010      	beq.n	8002cee <HAL_ADC_ConfigChannel+0xda>
 8002ccc:	3a11      	subs	r2, #17
 8002cce:	4251      	negs	r1, r2
 8002cd0:	414a      	adcs	r2, r1
 8002cd2:	21c0      	movs	r1, #192	; 0xc0
 8002cd4:	4252      	negs	r2, r2
 8002cd6:	0409      	lsls	r1, r1, #16
 8002cd8:	400a      	ands	r2, r1
 8002cda:	4914      	ldr	r1, [pc, #80]	; (8002d2c <HAL_ADC_ConfigChannel+0x118>)
 8002cdc:	468c      	mov	ip, r1
 8002cde:	4462      	add	r2, ip
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <HAL_ADC_ConfigChannel+0x114>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ce4:	2000      	movs	r0, #0
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	e7a9      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 8002cea:	2002      	movs	r0, #2
 8002cec:	e7aa      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002cee:	4a10      	ldr	r2, [pc, #64]	; (8002d30 <HAL_ADC_ConfigChannel+0x11c>)
 8002cf0:	e7f6      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0xcc>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002cf2:	2280      	movs	r2, #128	; 0x80
 8002cf4:	0412      	lsls	r2, r2, #16
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	600b      	str	r3, [r1, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_ADC_ConfigChannel+0x120>)
 8002cfc:	490e      	ldr	r1, [pc, #56]	; (8002d38 <HAL_ADC_ConfigChannel+0x124>)
 8002cfe:	6818      	ldr	r0, [r3, #0]
 8002d00:	f7fd fa02 	bl	8000108 <__udivsi3>
 8002d04:	0083      	lsls	r3, r0, #2
 8002d06:	181b      	adds	r3, r3, r0
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8002d0c:	9b01      	ldr	r3, [sp, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0cd      	beq.n	8002cae <HAL_ADC_ConfigChannel+0x9a>
            wait_loop_index--;
 8002d12:	9b01      	ldr	r3, [sp, #4]
 8002d14:	3b01      	subs	r3, #1
 8002d16:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8002d18:	9b01      	ldr	r3, [sp, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f9      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d1e:	2000      	movs	r0, #0
 8002d20:	e78d      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x2a>
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	00001001 	.word	0x00001001
 8002d28:	40012708 	.word	0x40012708
 8002d2c:	feffffff 	.word	0xfeffffff
 8002d30:	ff7fffff 	.word	0xff7fffff
 8002d34:	20000308 	.word	0x20000308
 8002d38:	000f4240 	.word	0x000f4240

08002d3c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d3c:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	db14      	blt.n	8002d6c <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d42:	4b15      	ldr	r3, [pc, #84]	; (8002d98 <HAL_NVIC_SetPriority+0x5c>)
 8002d44:	2203      	movs	r2, #3
 8002d46:	469c      	mov	ip, r3
 8002d48:	23ff      	movs	r3, #255	; 0xff
 8002d4a:	0884      	lsrs	r4, r0, #2
 8002d4c:	4002      	ands	r2, r0
 8002d4e:	0018      	movs	r0, r3
 8002d50:	26c0      	movs	r6, #192	; 0xc0
 8002d52:	00d2      	lsls	r2, r2, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d54:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d56:	4090      	lsls	r0, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d58:	400b      	ands	r3, r1
 8002d5a:	4093      	lsls	r3, r2
 8002d5c:	00a4      	lsls	r4, r4, #2
 8002d5e:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d60:	00b6      	lsls	r6, r6, #2
 8002d62:	59a5      	ldr	r5, [r4, r6]
 8002d64:	4385      	bics	r5, r0
 8002d66:	432b      	orrs	r3, r5
 8002d68:	51a3      	str	r3, [r4, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d6c:	4a0b      	ldr	r2, [pc, #44]	; (8002d9c <HAL_NVIC_SetPriority+0x60>)
 8002d6e:	230f      	movs	r3, #15
 8002d70:	4694      	mov	ip, r2
 8002d72:	2203      	movs	r2, #3
 8002d74:	4003      	ands	r3, r0
 8002d76:	4010      	ands	r0, r2
 8002d78:	32fc      	adds	r2, #252	; 0xfc
 8002d7a:	0015      	movs	r5, r2
 8002d7c:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d7e:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d80:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d82:	400a      	ands	r2, r1
 8002d84:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d86:	3b08      	subs	r3, #8
 8002d88:	089b      	lsrs	r3, r3, #2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4463      	add	r3, ip
 8002d8e:	69dc      	ldr	r4, [r3, #28]
 8002d90:	43ac      	bics	r4, r5
 8002d92:	4322      	orrs	r2, r4
 8002d94:	61da      	str	r2, [r3, #28]
 8002d96:	e7e8      	b.n	8002d6a <HAL_NVIC_SetPriority+0x2e>
 8002d98:	e000e100 	.word	0xe000e100
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002da0:	2800      	cmp	r0, #0
 8002da2:	db05      	blt.n	8002db0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002da4:	221f      	movs	r2, #31
 8002da6:	2301      	movs	r3, #1
 8002da8:	4002      	ands	r2, r0
 8002daa:	4093      	lsls	r3, r2
 8002dac:	4a01      	ldr	r2, [pc, #4]	; (8002db4 <HAL_NVIC_EnableIRQ+0x14>)
 8002dae:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002db0:	4770      	bx	lr
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	e000e100 	.word	0xe000e100

08002db8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002db8:	2280      	movs	r2, #128	; 0x80
 8002dba:	1e43      	subs	r3, r0, #1
 8002dbc:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dbe:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d20e      	bcs.n	8002de2 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dc4:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dc6:	4a07      	ldr	r2, [pc, #28]	; (8002de4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dc8:	4807      	ldr	r0, [pc, #28]	; (8002de8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dca:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dcc:	6a03      	ldr	r3, [r0, #32]
 8002dce:	0609      	lsls	r1, r1, #24
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dd8:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dda:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ddc:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dde:	3307      	adds	r3, #7
 8002de0:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002de2:	4770      	bx	lr
 8002de4:	e000e010 	.word	0xe000e010
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002dec:	4770      	bx	lr
 8002dee:	46c0      	nop			; (mov r8, r8)

08002df0 <HAL_SYSTICK_IRQHandler>:
{
 8002df0:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8002df2:	f7ff fffb 	bl	8002dec <HAL_SYSTICK_Callback>
}
 8002df6:	bd10      	pop	{r4, pc}

08002df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df8:	b570      	push	{r4, r5, r6, lr}
 8002dfa:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002dfc:	d027      	beq.n	8002e4e <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dfe:	2521      	movs	r5, #33	; 0x21
 8002e00:	2302      	movs	r3, #2
 8002e02:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e04:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e06:	4b13      	ldr	r3, [pc, #76]	; (8002e54 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8002e08:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e0a:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e0c:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8002e0e:	6863      	ldr	r3, [r4, #4]
 8002e10:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e12:	68e1      	ldr	r1, [r4, #12]
 8002e14:	430b      	orrs	r3, r1
 8002e16:	6921      	ldr	r1, [r4, #16]
 8002e18:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e1a:	6961      	ldr	r1, [r4, #20]
 8002e1c:	430b      	orrs	r3, r1
 8002e1e:	69a1      	ldr	r1, [r4, #24]
 8002e20:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e22:	69e1      	ldr	r1, [r4, #28]
 8002e24:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8002e26:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e28:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e2a:	4b0b      	ldr	r3, [pc, #44]	; (8002e58 <HAL_DMA_Init+0x60>)
 8002e2c:	2114      	movs	r1, #20
 8002e2e:	469c      	mov	ip, r3
 8002e30:	4460      	add	r0, ip
 8002e32:	f7fd f969 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002e36:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8002e38:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8002e3a:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e3c:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e3e:	0080      	lsls	r0, r0, #2
 8002e40:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8002e42:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e44:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8002e46:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8002e48:	321f      	adds	r2, #31
 8002e4a:	54a3      	strb	r3, [r4, r2]
}
 8002e4c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002e4e:	2001      	movs	r0, #1
 8002e50:	e7fc      	b.n	8002e4c <HAL_DMA_Init+0x54>
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	ffffc00f 	.word	0xffffc00f
 8002e58:	bffdfff8 	.word	0xbffdfff8
 8002e5c:	40020000 	.word	0x40020000

08002e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e62:	46de      	mov	lr, fp
 8002e64:	4657      	mov	r7, sl
 8002e66:	464e      	mov	r6, r9
 8002e68:	4645      	mov	r5, r8
 8002e6a:	b5e0      	push	{r5, r6, r7, lr}
 8002e6c:	468c      	mov	ip, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e6e:	6809      	ldr	r1, [r1, #0]
 8002e70:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8002e72:	2300      	movs	r3, #0
{
 8002e74:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e76:	2900      	cmp	r1, #0
 8002e78:	d100      	bne.n	8002e7c <HAL_GPIO_Init+0x1c>
 8002e7a:	e0d0      	b.n	800301e <HAL_GPIO_Init+0x1be>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e7c:	4c72      	ldr	r4, [pc, #456]	; (8003048 <HAL_GPIO_Init+0x1e8>)
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e7e:	46e2      	mov	sl, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e80:	46a3      	mov	fp, r4
 8002e82:	e064      	b.n	8002f4e <HAL_GPIO_Init+0xee>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e84:	4665      	mov	r5, ip
 8002e86:	2d03      	cmp	r5, #3
 8002e88:	d000      	beq.n	8002e8c <HAL_GPIO_Init+0x2c>
 8002e8a:	e0b6      	b.n	8002ffa <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e8c:	4666      	mov	r6, ip
 8002e8e:	4096      	lsls	r6, r2
 8002e90:	43f5      	mvns	r5, r6
 8002e92:	9502      	str	r5, [sp, #8]
      temp = GPIOx->MODER;
 8002e94:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002e96:	9d02      	ldr	r5, [sp, #8]
 8002e98:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e9a:	432e      	orrs	r6, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e9c:	25c0      	movs	r5, #192	; 0xc0
 8002e9e:	02ad      	lsls	r5, r5, #10
      GPIOx->MODER = temp;
 8002ea0:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ea2:	422c      	tst	r4, r5
 8002ea4:	d04d      	beq.n	8002f42 <HAL_GPIO_Init+0xe2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ea6:	465d      	mov	r5, fp
 8002ea8:	2601      	movs	r6, #1
 8002eaa:	465f      	mov	r7, fp
 8002eac:	69ad      	ldr	r5, [r5, #24]
 8002eae:	4335      	orrs	r5, r6
 8002eb0:	61bd      	str	r5, [r7, #24]
 8002eb2:	69bd      	ldr	r5, [r7, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002eb4:	2703      	movs	r7, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eb6:	4035      	ands	r5, r6
 8002eb8:	4e64      	ldr	r6, [pc, #400]	; (800304c <HAL_GPIO_Init+0x1ec>)
 8002eba:	9505      	str	r5, [sp, #20]
 8002ebc:	46b4      	mov	ip, r6
 8002ebe:	9d05      	ldr	r5, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ec0:	401f      	ands	r7, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 8002ec2:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ec4:	00bf      	lsls	r7, r7, #2
 8002ec6:	00ad      	lsls	r5, r5, #2
 8002ec8:	4465      	add	r5, ip
 8002eca:	46bc      	mov	ip, r7
        temp = SYSCFG->EXTICR[position >> 2u];
 8002ecc:	68ae      	ldr	r6, [r5, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ece:	270f      	movs	r7, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 8002ed0:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ed2:	4666      	mov	r6, ip
 8002ed4:	40b7      	lsls	r7, r6
 8002ed6:	003e      	movs	r6, r7
 8002ed8:	464f      	mov	r7, r9
 8002eda:	43b7      	bics	r7, r6
 8002edc:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ede:	2790      	movs	r7, #144	; 0x90
 8002ee0:	05ff      	lsls	r7, r7, #23
 8002ee2:	42b8      	cmp	r0, r7
 8002ee4:	d00e      	beq.n	8002f04 <HAL_GPIO_Init+0xa4>
 8002ee6:	4f5a      	ldr	r7, [pc, #360]	; (8003050 <HAL_GPIO_Init+0x1f0>)
 8002ee8:	42b8      	cmp	r0, r7
 8002eea:	d100      	bne.n	8002eee <HAL_GPIO_Init+0x8e>
 8002eec:	e09e      	b.n	800302c <HAL_GPIO_Init+0x1cc>
 8002eee:	4f59      	ldr	r7, [pc, #356]	; (8003054 <HAL_GPIO_Init+0x1f4>)
 8002ef0:	42b8      	cmp	r0, r7
 8002ef2:	d100      	bne.n	8002ef6 <HAL_GPIO_Init+0x96>
 8002ef4:	e0a1      	b.n	800303a <HAL_GPIO_Init+0x1da>
 8002ef6:	4666      	mov	r6, ip
 8002ef8:	2705      	movs	r7, #5
 8002efa:	40b7      	lsls	r7, r6
 8002efc:	003e      	movs	r6, r7
 8002efe:	464f      	mov	r7, r9
 8002f00:	4337      	orrs	r7, r6
 8002f02:	46b9      	mov	r9, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f04:	464e      	mov	r6, r9
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f06:	2780      	movs	r7, #128	; 0x80
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f08:	60ae      	str	r6, [r5, #8]
        temp = EXTI->RTSR;
 8002f0a:	4d53      	ldr	r5, [pc, #332]	; (8003058 <HAL_GPIO_Init+0x1f8>)
        temp &= ~(iocurrent);
 8002f0c:	9e01      	ldr	r6, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f0e:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 8002f10:	43f6      	mvns	r6, r6
        temp = EXTI->RTSR;
 8002f12:	68ad      	ldr	r5, [r5, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f14:	423c      	tst	r4, r7
 8002f16:	d17f      	bne.n	8003018 <HAL_GPIO_Init+0x1b8>
        temp &= ~(iocurrent);
 8002f18:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002f1a:	4f4f      	ldr	r7, [pc, #316]	; (8003058 <HAL_GPIO_Init+0x1f8>)
 8002f1c:	60bd      	str	r5, [r7, #8]

        temp = EXTI->FTSR;
 8002f1e:	68fd      	ldr	r5, [r7, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f20:	02a7      	lsls	r7, r4, #10
 8002f22:	d476      	bmi.n	8003012 <HAL_GPIO_Init+0x1b2>
        temp &= ~(iocurrent);
 8002f24:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8002f26:	4f4c      	ldr	r7, [pc, #304]	; (8003058 <HAL_GPIO_Init+0x1f8>)
 8002f28:	60fd      	str	r5, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002f2a:	687d      	ldr	r5, [r7, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f2c:	03a7      	lsls	r7, r4, #14
 8002f2e:	d46d      	bmi.n	800300c <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 8002f30:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002f32:	4f49      	ldr	r7, [pc, #292]	; (8003058 <HAL_GPIO_Init+0x1f8>)
 8002f34:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
 8002f36:	683d      	ldr	r5, [r7, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f38:	03e4      	lsls	r4, r4, #15
 8002f3a:	d463      	bmi.n	8003004 <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8002f3c:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002f3e:	4c46      	ldr	r4, [pc, #280]	; (8003058 <HAL_GPIO_Init+0x1f8>)
 8002f40:	6025      	str	r5, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f42:	000c      	movs	r4, r1
      }
    }

    position++;
 8002f44:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f46:	40dc      	lsrs	r4, r3
 8002f48:	3202      	adds	r2, #2
 8002f4a:	2c00      	cmp	r4, #0
 8002f4c:	d067      	beq.n	800301e <HAL_GPIO_Init+0x1be>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f4e:	2601      	movs	r6, #1
 8002f50:	000c      	movs	r4, r1
 8002f52:	409e      	lsls	r6, r3
 8002f54:	4034      	ands	r4, r6
 8002f56:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8002f58:	4231      	tst	r1, r6
 8002f5a:	d0f2      	beq.n	8002f42 <HAL_GPIO_Init+0xe2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f5c:	4654      	mov	r4, sl
 8002f5e:	2503      	movs	r5, #3
 8002f60:	6864      	ldr	r4, [r4, #4]
 8002f62:	4025      	ands	r5, r4
 8002f64:	46ac      	mov	ip, r5
 8002f66:	3d01      	subs	r5, #1
 8002f68:	2d01      	cmp	r5, #1
 8002f6a:	d88b      	bhi.n	8002e84 <HAL_GPIO_Init+0x24>
        temp = GPIOx->OSPEEDR;
 8002f6c:	6885      	ldr	r5, [r0, #8]
 8002f6e:	46a9      	mov	r9, r5
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002f70:	2503      	movs	r5, #3
 8002f72:	4095      	lsls	r5, r2
 8002f74:	46a8      	mov	r8, r5
 8002f76:	43ed      	mvns	r5, r5
 8002f78:	464f      	mov	r7, r9
 8002f7a:	9502      	str	r5, [sp, #8]
 8002f7c:	4645      	mov	r5, r8
 8002f7e:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f80:	4655      	mov	r5, sl
 8002f82:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002f84:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f86:	002f      	movs	r7, r5
 8002f88:	4097      	lsls	r7, r2
 8002f8a:	46b8      	mov	r8, r7
 8002f8c:	464f      	mov	r7, r9
 8002f8e:	4645      	mov	r5, r8
 8002f90:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8002f92:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002f94:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f96:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f98:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f9a:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f9c:	0926      	lsrs	r6, r4, #4
 8002f9e:	402e      	ands	r6, r5
 8002fa0:	409e      	lsls	r6, r3
 8002fa2:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8002fa4:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8002fa6:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002fa8:	9d02      	ldr	r5, [sp, #8]
 8002faa:	402e      	ands	r6, r5
 8002fac:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002fae:	4656      	mov	r6, sl
 8002fb0:	68b6      	ldr	r6, [r6, #8]
 8002fb2:	4647      	mov	r7, r8
 8002fb4:	4096      	lsls	r6, r2
 8002fb6:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8002fb8:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fba:	4667      	mov	r7, ip
 8002fbc:	4666      	mov	r6, ip
 8002fbe:	4096      	lsls	r6, r2
 8002fc0:	2f02      	cmp	r7, #2
 8002fc2:	d000      	beq.n	8002fc6 <HAL_GPIO_Init+0x166>
 8002fc4:	e766      	b.n	8002e94 <HAL_GPIO_Init+0x34>
        temp = GPIOx->AFR[position >> 3u];
 8002fc6:	08dd      	lsrs	r5, r3, #3
 8002fc8:	00ad      	lsls	r5, r5, #2
 8002fca:	46ac      	mov	ip, r5
 8002fcc:	4484      	add	ip, r0
 8002fce:	4665      	mov	r5, ip
 8002fd0:	6a2f      	ldr	r7, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fd2:	2507      	movs	r5, #7
 8002fd4:	401d      	ands	r5, r3
 8002fd6:	00ad      	lsls	r5, r5, #2
 8002fd8:	46a8      	mov	r8, r5
        temp = GPIOx->AFR[position >> 3u];
 8002fda:	9703      	str	r7, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fdc:	250f      	movs	r5, #15
 8002fde:	4647      	mov	r7, r8
 8002fe0:	40bd      	lsls	r5, r7
 8002fe2:	9f03      	ldr	r7, [sp, #12]
 8002fe4:	43af      	bics	r7, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002fe6:	4655      	mov	r5, sl
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fe8:	9703      	str	r7, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002fea:	4647      	mov	r7, r8
 8002fec:	692d      	ldr	r5, [r5, #16]
 8002fee:	40bd      	lsls	r5, r7
 8002ff0:	9f03      	ldr	r7, [sp, #12]
 8002ff2:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 8002ff4:	4665      	mov	r5, ip
 8002ff6:	622f      	str	r7, [r5, #32]
 8002ff8:	e74c      	b.n	8002e94 <HAL_GPIO_Init+0x34>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002ffa:	2503      	movs	r5, #3
 8002ffc:	4095      	lsls	r5, r2
 8002ffe:	43ed      	mvns	r5, r5
 8003000:	9502      	str	r5, [sp, #8]
 8003002:	e7d0      	b.n	8002fa6 <HAL_GPIO_Init+0x146>
          temp |= iocurrent;
 8003004:	9c01      	ldr	r4, [sp, #4]
 8003006:	432c      	orrs	r4, r5
 8003008:	0025      	movs	r5, r4
 800300a:	e798      	b.n	8002f3e <HAL_GPIO_Init+0xde>
          temp |= iocurrent;
 800300c:	9f01      	ldr	r7, [sp, #4]
 800300e:	433d      	orrs	r5, r7
 8003010:	e78f      	b.n	8002f32 <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 8003012:	9f01      	ldr	r7, [sp, #4]
 8003014:	433d      	orrs	r5, r7
 8003016:	e786      	b.n	8002f26 <HAL_GPIO_Init+0xc6>
          temp |= iocurrent;
 8003018:	9f01      	ldr	r7, [sp, #4]
 800301a:	433d      	orrs	r5, r7
 800301c:	e77d      	b.n	8002f1a <HAL_GPIO_Init+0xba>
  } 
}
 800301e:	b007      	add	sp, #28
 8003020:	bcf0      	pop	{r4, r5, r6, r7}
 8003022:	46bb      	mov	fp, r7
 8003024:	46b2      	mov	sl, r6
 8003026:	46a9      	mov	r9, r5
 8003028:	46a0      	mov	r8, r4
 800302a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800302c:	4667      	mov	r7, ip
 800302e:	2601      	movs	r6, #1
 8003030:	40be      	lsls	r6, r7
 8003032:	464f      	mov	r7, r9
 8003034:	4337      	orrs	r7, r6
 8003036:	46b9      	mov	r9, r7
 8003038:	e764      	b.n	8002f04 <HAL_GPIO_Init+0xa4>
 800303a:	4667      	mov	r7, ip
 800303c:	2602      	movs	r6, #2
 800303e:	40be      	lsls	r6, r7
 8003040:	464f      	mov	r7, r9
 8003042:	4337      	orrs	r7, r6
 8003044:	46b9      	mov	r9, r7
 8003046:	e75d      	b.n	8002f04 <HAL_GPIO_Init+0xa4>
 8003048:	40021000 	.word	0x40021000
 800304c:	40010000 	.word	0x40010000
 8003050:	48000400 	.word	0x48000400
 8003054:	48000800 	.word	0x48000800
 8003058:	40010400 	.word	0x40010400

0800305c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800305c:	2a00      	cmp	r2, #0
 800305e:	d001      	beq.n	8003064 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003060:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003062:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003064:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003066:	e7fc      	b.n	8003062 <HAL_GPIO_WritePin+0x6>

08003068 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800306a:	46ce      	mov	lr, r9
 800306c:	4647      	mov	r7, r8
 800306e:	b580      	push	{r7, lr}
 8003070:	0004      	movs	r4, r0
 8003072:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003074:	2800      	cmp	r0, #0
 8003076:	d100      	bne.n	800307a <HAL_RCC_OscConfig+0x12>
 8003078:	e0ee      	b.n	8003258 <HAL_RCC_OscConfig+0x1f0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800307a:	6803      	ldr	r3, [r0, #0]
 800307c:	07da      	lsls	r2, r3, #31
 800307e:	d535      	bpl.n	80030ec <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003080:	210c      	movs	r1, #12
 8003082:	48c3      	ldr	r0, [pc, #780]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 8003084:	6842      	ldr	r2, [r0, #4]
 8003086:	400a      	ands	r2, r1
 8003088:	2a04      	cmp	r2, #4
 800308a:	d100      	bne.n	800308e <HAL_RCC_OscConfig+0x26>
 800308c:	e101      	b.n	8003292 <HAL_RCC_OscConfig+0x22a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800308e:	6842      	ldr	r2, [r0, #4]
 8003090:	4011      	ands	r1, r2
 8003092:	2908      	cmp	r1, #8
 8003094:	d100      	bne.n	8003098 <HAL_RCC_OscConfig+0x30>
 8003096:	e0f8      	b.n	800328a <HAL_RCC_OscConfig+0x222>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003098:	6863      	ldr	r3, [r4, #4]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d00f      	beq.n	80030be <HAL_RCC_OscConfig+0x56>
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d100      	bne.n	80030a4 <HAL_RCC_OscConfig+0x3c>
 80030a2:	e11e      	b.n	80032e2 <HAL_RCC_OscConfig+0x27a>
 80030a4:	2b05      	cmp	r3, #5
 80030a6:	d100      	bne.n	80030aa <HAL_RCC_OscConfig+0x42>
 80030a8:	e1a7      	b.n	80033fa <HAL_RCC_OscConfig+0x392>
 80030aa:	4bb9      	ldr	r3, [pc, #740]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80030ac:	49b9      	ldr	r1, [pc, #740]	; (8003394 <HAL_RCC_OscConfig+0x32c>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	400a      	ands	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	49b8      	ldr	r1, [pc, #736]	; (8003398 <HAL_RCC_OscConfig+0x330>)
 80030b8:	400a      	ands	r2, r1
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	e005      	b.n	80030ca <HAL_RCC_OscConfig+0x62>
 80030be:	2380      	movs	r3, #128	; 0x80
 80030c0:	4ab3      	ldr	r2, [pc, #716]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80030c2:	025b      	lsls	r3, r3, #9
 80030c4:	6811      	ldr	r1, [r2, #0]
 80030c6:	430b      	orrs	r3, r1
 80030c8:	6013      	str	r3, [r2, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ca:	f7ff fcf5 	bl	8002ab8 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ce:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80030d0:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d2:	4faf      	ldr	r7, [pc, #700]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80030d4:	02b6      	lsls	r6, r6, #10
 80030d6:	e005      	b.n	80030e4 <HAL_RCC_OscConfig+0x7c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030d8:	f7ff fcee 	bl	8002ab8 <HAL_GetTick>
 80030dc:	1b40      	subs	r0, r0, r5
 80030de:	2864      	cmp	r0, #100	; 0x64
 80030e0:	d900      	bls.n	80030e4 <HAL_RCC_OscConfig+0x7c>
 80030e2:	e0fc      	b.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	4233      	tst	r3, r6
 80030e8:	d0f6      	beq.n	80030d8 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	079a      	lsls	r2, r3, #30
 80030ee:	d529      	bpl.n	8003144 <HAL_RCC_OscConfig+0xdc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80030f0:	220c      	movs	r2, #12
 80030f2:	49a7      	ldr	r1, [pc, #668]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80030f4:	6848      	ldr	r0, [r1, #4]
 80030f6:	4202      	tst	r2, r0
 80030f8:	d100      	bne.n	80030fc <HAL_RCC_OscConfig+0x94>
 80030fa:	e0a6      	b.n	800324a <HAL_RCC_OscConfig+0x1e2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80030fc:	6848      	ldr	r0, [r1, #4]
 80030fe:	4002      	ands	r2, r0
 8003100:	2a08      	cmp	r2, #8
 8003102:	d100      	bne.n	8003106 <HAL_RCC_OscConfig+0x9e>
 8003104:	e09d      	b.n	8003242 <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003106:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003108:	4da1      	ldr	r5, [pc, #644]	; (8003390 <HAL_RCC_OscConfig+0x328>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800310a:	2b00      	cmp	r3, #0
 800310c:	d100      	bne.n	8003110 <HAL_RCC_OscConfig+0xa8>
 800310e:	e11f      	b.n	8003350 <HAL_RCC_OscConfig+0x2e8>
        __HAL_RCC_HSI_ENABLE();
 8003110:	2201      	movs	r2, #1
 8003112:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003114:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8003116:	4313      	orrs	r3, r2
 8003118:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800311a:	f7ff fccd 	bl	8002ab8 <HAL_GetTick>
 800311e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003120:	e005      	b.n	800312e <HAL_RCC_OscConfig+0xc6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003122:	f7ff fcc9 	bl	8002ab8 <HAL_GetTick>
 8003126:	1b80      	subs	r0, r0, r6
 8003128:	2802      	cmp	r0, #2
 800312a:	d900      	bls.n	800312e <HAL_RCC_OscConfig+0xc6>
 800312c:	e0d7      	b.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312e:	682b      	ldr	r3, [r5, #0]
 8003130:	421f      	tst	r7, r3
 8003132:	d0f6      	beq.n	8003122 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003134:	21f8      	movs	r1, #248	; 0xf8
 8003136:	682a      	ldr	r2, [r5, #0]
 8003138:	6923      	ldr	r3, [r4, #16]
 800313a:	438a      	bics	r2, r1
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	4313      	orrs	r3, r2
 8003140:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003142:	6823      	ldr	r3, [r4, #0]
 8003144:	071a      	lsls	r2, r3, #28
 8003146:	d42d      	bmi.n	80031a4 <HAL_RCC_OscConfig+0x13c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003148:	075a      	lsls	r2, r3, #29
 800314a:	d544      	bpl.n	80031d6 <HAL_RCC_OscConfig+0x16e>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800314c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800314e:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003150:	4b8f      	ldr	r3, [pc, #572]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 8003152:	0552      	lsls	r2, r2, #21
 8003154:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003156:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003158:	4211      	tst	r1, r2
 800315a:	d108      	bne.n	800316e <HAL_RCC_OscConfig+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315c:	69d9      	ldr	r1, [r3, #28]
 800315e:	4311      	orrs	r1, r2
 8003160:	61d9      	str	r1, [r3, #28]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	4013      	ands	r3, r2
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800316a:	2301      	movs	r3, #1
 800316c:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800316e:	2780      	movs	r7, #128	; 0x80
 8003170:	4e8a      	ldr	r6, [pc, #552]	; (800339c <HAL_RCC_OscConfig+0x334>)
 8003172:	007f      	lsls	r7, r7, #1
 8003174:	6833      	ldr	r3, [r6, #0]
 8003176:	423b      	tst	r3, r7
 8003178:	d100      	bne.n	800317c <HAL_RCC_OscConfig+0x114>
 800317a:	e094      	b.n	80032a6 <HAL_RCC_OscConfig+0x23e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800317c:	68a3      	ldr	r3, [r4, #8]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d100      	bne.n	8003184 <HAL_RCC_OscConfig+0x11c>
 8003182:	e0f8      	b.n	8003376 <HAL_RCC_OscConfig+0x30e>
 8003184:	2b00      	cmp	r3, #0
 8003186:	d100      	bne.n	800318a <HAL_RCC_OscConfig+0x122>
 8003188:	e0c4      	b.n	8003314 <HAL_RCC_OscConfig+0x2ac>
 800318a:	2b05      	cmp	r3, #5
 800318c:	d100      	bne.n	8003190 <HAL_RCC_OscConfig+0x128>
 800318e:	e140      	b.n	8003412 <HAL_RCC_OscConfig+0x3aa>
 8003190:	2101      	movs	r1, #1
 8003192:	4b7f      	ldr	r3, [pc, #508]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 8003194:	6a1a      	ldr	r2, [r3, #32]
 8003196:	438a      	bics	r2, r1
 8003198:	621a      	str	r2, [r3, #32]
 800319a:	6a1a      	ldr	r2, [r3, #32]
 800319c:	3103      	adds	r1, #3
 800319e:	438a      	bics	r2, r1
 80031a0:	621a      	str	r2, [r3, #32]
 80031a2:	e0ec      	b.n	800337e <HAL_RCC_OscConfig+0x316>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031a4:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 80031a6:	4d7a      	ldr	r5, [pc, #488]	; (8003390 <HAL_RCC_OscConfig+0x328>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d05b      	beq.n	8003264 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 80031ac:	2201      	movs	r2, #1
 80031ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b0:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80031b2:	4313      	orrs	r3, r2
 80031b4:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80031b6:	f7ff fc7f 	bl	8002ab8 <HAL_GetTick>
 80031ba:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031bc:	e005      	b.n	80031ca <HAL_RCC_OscConfig+0x162>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031be:	f7ff fc7b 	bl	8002ab8 <HAL_GetTick>
 80031c2:	1b80      	subs	r0, r0, r6
 80031c4:	2802      	cmp	r0, #2
 80031c6:	d900      	bls.n	80031ca <HAL_RCC_OscConfig+0x162>
 80031c8:	e089      	b.n	80032de <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80031cc:	421f      	tst	r7, r3
 80031ce:	d0f6      	beq.n	80031be <HAL_RCC_OscConfig+0x156>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	075a      	lsls	r2, r3, #29
 80031d4:	d4ba      	bmi.n	800314c <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80031d6:	06db      	lsls	r3, r3, #27
 80031d8:	d512      	bpl.n	8003200 <HAL_RCC_OscConfig+0x198>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80031da:	6963      	ldr	r3, [r4, #20]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d100      	bne.n	80031e2 <HAL_RCC_OscConfig+0x17a>
 80031e0:	e13d      	b.n	800345e <HAL_RCC_OscConfig+0x3f6>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80031e2:	3305      	adds	r3, #5
 80031e4:	d000      	beq.n	80031e8 <HAL_RCC_OscConfig+0x180>
 80031e6:	e0e9      	b.n	80033bc <HAL_RCC_OscConfig+0x354>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80031e8:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80031ea:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 80031ec:	4a68      	ldr	r2, [pc, #416]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80031ee:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80031f0:	438b      	bics	r3, r1
 80031f2:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80031f4:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80031f6:	69a3      	ldr	r3, [r4, #24]
 80031f8:	4381      	bics	r1, r0
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	430b      	orrs	r3, r1
 80031fe:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003200:	6a23      	ldr	r3, [r4, #32]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d01b      	beq.n	800323e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003206:	220c      	movs	r2, #12
 8003208:	4d61      	ldr	r5, [pc, #388]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 800320a:	6869      	ldr	r1, [r5, #4]
 800320c:	400a      	ands	r2, r1
 800320e:	2a08      	cmp	r2, #8
 8003210:	d100      	bne.n	8003214 <HAL_RCC_OscConfig+0x1ac>
 8003212:	e108      	b.n	8003426 <HAL_RCC_OscConfig+0x3be>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003214:	2b02      	cmp	r3, #2
 8003216:	d100      	bne.n	800321a <HAL_RCC_OscConfig+0x1b2>
 8003218:	e13f      	b.n	800349a <HAL_RCC_OscConfig+0x432>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321a:	682b      	ldr	r3, [r5, #0]
 800321c:	4a60      	ldr	r2, [pc, #384]	; (80033a0 <HAL_RCC_OscConfig+0x338>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800321e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003220:	4013      	ands	r3, r2
 8003222:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003224:	f7ff fc48 	bl	8002ab8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003228:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 800322a:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800322c:	e004      	b.n	8003238 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800322e:	f7ff fc43 	bl	8002ab8 <HAL_GetTick>
 8003232:	1b00      	subs	r0, r0, r4
 8003234:	2802      	cmp	r0, #2
 8003236:	d852      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003238:	682b      	ldr	r3, [r5, #0]
 800323a:	4233      	tst	r3, r6
 800323c:	d1f7      	bne.n	800322e <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }

  return HAL_OK;
 800323e:	2000      	movs	r0, #0
 8003240:	e00b      	b.n	800325a <HAL_RCC_OscConfig+0x1f2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003242:	684a      	ldr	r2, [r1, #4]
 8003244:	03d2      	lsls	r2, r2, #15
 8003246:	d500      	bpl.n	800324a <HAL_RCC_OscConfig+0x1e2>
 8003248:	e75d      	b.n	8003106 <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324a:	4a51      	ldr	r2, [pc, #324]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 800324c:	6812      	ldr	r2, [r2, #0]
 800324e:	0792      	lsls	r2, r2, #30
 8003250:	d539      	bpl.n	80032c6 <HAL_RCC_OscConfig+0x25e>
 8003252:	68e2      	ldr	r2, [r4, #12]
 8003254:	2a01      	cmp	r2, #1
 8003256:	d036      	beq.n	80032c6 <HAL_RCC_OscConfig+0x25e>
        return HAL_ERROR;
 8003258:	2001      	movs	r0, #1
}
 800325a:	b003      	add	sp, #12
 800325c:	bcc0      	pop	{r6, r7}
 800325e:	46b9      	mov	r9, r7
 8003260:	46b0      	mov	r8, r6
 8003262:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8003264:	2201      	movs	r2, #1
 8003266:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003268:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800326a:	4393      	bics	r3, r2
 800326c:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 800326e:	f7ff fc23 	bl	8002ab8 <HAL_GetTick>
 8003272:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003274:	e004      	b.n	8003280 <HAL_RCC_OscConfig+0x218>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003276:	f7ff fc1f 	bl	8002ab8 <HAL_GetTick>
 800327a:	1b80      	subs	r0, r0, r6
 800327c:	2802      	cmp	r0, #2
 800327e:	d82e      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003280:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003282:	421f      	tst	r7, r3
 8003284:	d1f7      	bne.n	8003276 <HAL_RCC_OscConfig+0x20e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	e7a3      	b.n	80031d2 <HAL_RCC_OscConfig+0x16a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800328a:	6842      	ldr	r2, [r0, #4]
 800328c:	03d2      	lsls	r2, r2, #15
 800328e:	d400      	bmi.n	8003292 <HAL_RCC_OscConfig+0x22a>
 8003290:	e702      	b.n	8003098 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003292:	4a3f      	ldr	r2, [pc, #252]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	0392      	lsls	r2, r2, #14
 8003298:	d400      	bmi.n	800329c <HAL_RCC_OscConfig+0x234>
 800329a:	e727      	b.n	80030ec <HAL_RCC_OscConfig+0x84>
 800329c:	6862      	ldr	r2, [r4, #4]
 800329e:	2a00      	cmp	r2, #0
 80032a0:	d000      	beq.n	80032a4 <HAL_RCC_OscConfig+0x23c>
 80032a2:	e723      	b.n	80030ec <HAL_RCC_OscConfig+0x84>
 80032a4:	e7d8      	b.n	8003258 <HAL_RCC_OscConfig+0x1f0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032a6:	6833      	ldr	r3, [r6, #0]
 80032a8:	433b      	orrs	r3, r7
 80032aa:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80032ac:	f7ff fc04 	bl	8002ab8 <HAL_GetTick>
 80032b0:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032b2:	e004      	b.n	80032be <HAL_RCC_OscConfig+0x256>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b4:	f7ff fc00 	bl	8002ab8 <HAL_GetTick>
 80032b8:	1b40      	subs	r0, r0, r5
 80032ba:	2864      	cmp	r0, #100	; 0x64
 80032bc:	d80f      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032be:	6833      	ldr	r3, [r6, #0]
 80032c0:	423b      	tst	r3, r7
 80032c2:	d0f7      	beq.n	80032b4 <HAL_RCC_OscConfig+0x24c>
 80032c4:	e75a      	b.n	800317c <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c6:	25f8      	movs	r5, #248	; 0xf8
 80032c8:	4831      	ldr	r0, [pc, #196]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80032ca:	6922      	ldr	r2, [r4, #16]
 80032cc:	6801      	ldr	r1, [r0, #0]
 80032ce:	00d2      	lsls	r2, r2, #3
 80032d0:	43a9      	bics	r1, r5
 80032d2:	430a      	orrs	r2, r1
 80032d4:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032d6:	071a      	lsls	r2, r3, #28
 80032d8:	d400      	bmi.n	80032dc <HAL_RCC_OscConfig+0x274>
 80032da:	e735      	b.n	8003148 <HAL_RCC_OscConfig+0xe0>
 80032dc:	e762      	b.n	80031a4 <HAL_RCC_OscConfig+0x13c>
            return HAL_TIMEOUT;
 80032de:	2003      	movs	r0, #3
 80032e0:	e7bb      	b.n	800325a <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e2:	4d2b      	ldr	r5, [pc, #172]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 80032e4:	4a2b      	ldr	r2, [pc, #172]	; (8003394 <HAL_RCC_OscConfig+0x32c>)
 80032e6:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e8:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ea:	4013      	ands	r3, r2
 80032ec:	602b      	str	r3, [r5, #0]
 80032ee:	682b      	ldr	r3, [r5, #0]
 80032f0:	4a29      	ldr	r2, [pc, #164]	; (8003398 <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f2:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032f4:	4013      	ands	r3, r2
 80032f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80032f8:	f7ff fbde 	bl	8002ab8 <HAL_GetTick>
 80032fc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032fe:	e004      	b.n	800330a <HAL_RCC_OscConfig+0x2a2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003300:	f7ff fbda 	bl	8002ab8 <HAL_GetTick>
 8003304:	1b80      	subs	r0, r0, r6
 8003306:	2864      	cmp	r0, #100	; 0x64
 8003308:	d8e9      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800330a:	682b      	ldr	r3, [r5, #0]
 800330c:	423b      	tst	r3, r7
 800330e:	d1f7      	bne.n	8003300 <HAL_RCC_OscConfig+0x298>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	e6eb      	b.n	80030ec <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003314:	2201      	movs	r2, #1
 8003316:	4e1e      	ldr	r6, [pc, #120]	; (8003390 <HAL_RCC_OscConfig+0x328>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003318:	4d22      	ldr	r5, [pc, #136]	; (80033a4 <HAL_RCC_OscConfig+0x33c>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800331a:	6a33      	ldr	r3, [r6, #32]
 800331c:	4393      	bics	r3, r2
 800331e:	6233      	str	r3, [r6, #32]
 8003320:	6a33      	ldr	r3, [r6, #32]
 8003322:	3203      	adds	r2, #3
 8003324:	4393      	bics	r3, r2
 8003326:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8003328:	f7ff fbc6 	bl	8002ab8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800332c:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 800332e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003330:	4698      	mov	r8, r3
 8003332:	e004      	b.n	800333e <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003334:	f7ff fbc0 	bl	8002ab8 <HAL_GetTick>
 8003338:	1bc0      	subs	r0, r0, r7
 800333a:	42a8      	cmp	r0, r5
 800333c:	d8cf      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333e:	4642      	mov	r2, r8
 8003340:	6a33      	ldr	r3, [r6, #32]
 8003342:	421a      	tst	r2, r3
 8003344:	d1f6      	bne.n	8003334 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 8003346:	464b      	mov	r3, r9
 8003348:	2b01      	cmp	r3, #1
 800334a:	d04f      	beq.n	80033ec <HAL_RCC_OscConfig+0x384>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800334c:	6823      	ldr	r3, [r4, #0]
 800334e:	e742      	b.n	80031d6 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 8003350:	2201      	movs	r2, #1
 8003352:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003354:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8003356:	4393      	bics	r3, r2
 8003358:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800335a:	f7ff fbad 	bl	8002ab8 <HAL_GetTick>
 800335e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003360:	e004      	b.n	800336c <HAL_RCC_OscConfig+0x304>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003362:	f7ff fba9 	bl	8002ab8 <HAL_GetTick>
 8003366:	1b80      	subs	r0, r0, r6
 8003368:	2802      	cmp	r0, #2
 800336a:	d8b8      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336c:	682b      	ldr	r3, [r5, #0]
 800336e:	421f      	tst	r7, r3
 8003370:	d1f7      	bne.n	8003362 <HAL_RCC_OscConfig+0x2fa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003372:	6823      	ldr	r3, [r4, #0]
 8003374:	e6e6      	b.n	8003144 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003376:	4906      	ldr	r1, [pc, #24]	; (8003390 <HAL_RCC_OscConfig+0x328>)
 8003378:	6a0a      	ldr	r2, [r1, #32]
 800337a:	4313      	orrs	r3, r2
 800337c:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 800337e:	f7ff fb9b 	bl	8002ab8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003382:	4b03      	ldr	r3, [pc, #12]	; (8003390 <HAL_RCC_OscConfig+0x328>)
      tickstart = HAL_GetTick();
 8003384:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003386:	4698      	mov	r8, r3
 8003388:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800338a:	4d06      	ldr	r5, [pc, #24]	; (80033a4 <HAL_RCC_OscConfig+0x33c>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800338c:	e011      	b.n	80033b2 <HAL_RCC_OscConfig+0x34a>
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	40021000 	.word	0x40021000
 8003394:	fffeffff 	.word	0xfffeffff
 8003398:	fffbffff 	.word	0xfffbffff
 800339c:	40007000 	.word	0x40007000
 80033a0:	feffffff 	.word	0xfeffffff
 80033a4:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033a8:	f7ff fb86 	bl	8002ab8 <HAL_GetTick>
 80033ac:	1b80      	subs	r0, r0, r6
 80033ae:	42a8      	cmp	r0, r5
 80033b0:	d895      	bhi.n	80032de <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b2:	4643      	mov	r3, r8
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	421f      	tst	r7, r3
 80033b8:	d0f6      	beq.n	80033a8 <HAL_RCC_OscConfig+0x340>
 80033ba:	e7c4      	b.n	8003346 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_DISABLE();
 80033bc:	2204      	movs	r2, #4
 80033be:	4d53      	ldr	r5, [pc, #332]	; (800350c <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80033c0:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80033c2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80033c4:	4313      	orrs	r3, r2
 80033c6:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80033c8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80033ca:	3a03      	subs	r2, #3
 80033cc:	4393      	bics	r3, r2
 80033ce:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80033d0:	f7ff fb72 	bl	8002ab8 <HAL_GetTick>
 80033d4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80033d6:	e005      	b.n	80033e4 <HAL_RCC_OscConfig+0x37c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80033d8:	f7ff fb6e 	bl	8002ab8 <HAL_GetTick>
 80033dc:	1b80      	subs	r0, r0, r6
 80033de:	2802      	cmp	r0, #2
 80033e0:	d900      	bls.n	80033e4 <HAL_RCC_OscConfig+0x37c>
 80033e2:	e77c      	b.n	80032de <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80033e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80033e6:	421f      	tst	r7, r3
 80033e8:	d1f6      	bne.n	80033d8 <HAL_RCC_OscConfig+0x370>
 80033ea:	e709      	b.n	8003200 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ec:	4a47      	ldr	r2, [pc, #284]	; (800350c <HAL_RCC_OscConfig+0x4a4>)
 80033ee:	4948      	ldr	r1, [pc, #288]	; (8003510 <HAL_RCC_OscConfig+0x4a8>)
 80033f0:	69d3      	ldr	r3, [r2, #28]
 80033f2:	400b      	ands	r3, r1
 80033f4:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80033f6:	6823      	ldr	r3, [r4, #0]
 80033f8:	e6ed      	b.n	80031d6 <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033fa:	2280      	movs	r2, #128	; 0x80
 80033fc:	4b43      	ldr	r3, [pc, #268]	; (800350c <HAL_RCC_OscConfig+0x4a4>)
 80033fe:	02d2      	lsls	r2, r2, #11
 8003400:	6819      	ldr	r1, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	2280      	movs	r2, #128	; 0x80
 8003408:	6819      	ldr	r1, [r3, #0]
 800340a:	0252      	lsls	r2, r2, #9
 800340c:	430a      	orrs	r2, r1
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	e65b      	b.n	80030ca <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003412:	2104      	movs	r1, #4
 8003414:	4b3d      	ldr	r3, [pc, #244]	; (800350c <HAL_RCC_OscConfig+0x4a4>)
 8003416:	6a1a      	ldr	r2, [r3, #32]
 8003418:	430a      	orrs	r2, r1
 800341a:	621a      	str	r2, [r3, #32]
 800341c:	6a1a      	ldr	r2, [r3, #32]
 800341e:	3903      	subs	r1, #3
 8003420:	430a      	orrs	r2, r1
 8003422:	621a      	str	r2, [r3, #32]
 8003424:	e7ab      	b.n	800337e <HAL_RCC_OscConfig+0x316>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003426:	2b01      	cmp	r3, #1
 8003428:	d100      	bne.n	800342c <HAL_RCC_OscConfig+0x3c4>
 800342a:	e715      	b.n	8003258 <HAL_RCC_OscConfig+0x1f0>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800342c:	2380      	movs	r3, #128	; 0x80
        pll_config  = RCC->CFGR;
 800342e:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003430:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003432:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 8003434:	2001      	movs	r0, #1
        pll_config2 = RCC->CFGR2;
 8003436:	6aed      	ldr	r5, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003438:	4013      	ands	r3, r2
 800343a:	428b      	cmp	r3, r1
 800343c:	d000      	beq.n	8003440 <HAL_RCC_OscConfig+0x3d8>
 800343e:	e70c      	b.n	800325a <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003440:	230f      	movs	r3, #15
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003442:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003444:	402b      	ands	r3, r5
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003446:	428b      	cmp	r3, r1
 8003448:	d000      	beq.n	800344c <HAL_RCC_OscConfig+0x3e4>
 800344a:	e706      	b.n	800325a <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800344c:	23f0      	movs	r3, #240	; 0xf0
 800344e:	039b      	lsls	r3, r3, #14
 8003450:	401a      	ands	r2, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003452:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003454:	1ad2      	subs	r2, r2, r3
 8003456:	1e53      	subs	r3, r2, #1
 8003458:	419a      	sbcs	r2, r3
    return HAL_ERROR;
 800345a:	b2d0      	uxtb	r0, r2
 800345c:	e6fd      	b.n	800325a <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSI14ADC_DISABLE();
 800345e:	2104      	movs	r1, #4
 8003460:	4d2a      	ldr	r5, [pc, #168]	; (800350c <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003462:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003464:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003466:	430a      	orrs	r2, r1
 8003468:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800346a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800346c:	4313      	orrs	r3, r2
 800346e:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003470:	f7ff fb22 	bl	8002ab8 <HAL_GetTick>
 8003474:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003476:	e005      	b.n	8003484 <HAL_RCC_OscConfig+0x41c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003478:	f7ff fb1e 	bl	8002ab8 <HAL_GetTick>
 800347c:	1b80      	subs	r0, r0, r6
 800347e:	2802      	cmp	r0, #2
 8003480:	d900      	bls.n	8003484 <HAL_RCC_OscConfig+0x41c>
 8003482:	e72c      	b.n	80032de <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003484:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003486:	421f      	tst	r7, r3
 8003488:	d0f6      	beq.n	8003478 <HAL_RCC_OscConfig+0x410>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800348a:	21f8      	movs	r1, #248	; 0xf8
 800348c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800348e:	69a3      	ldr	r3, [r4, #24]
 8003490:	438a      	bics	r2, r1
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	4313      	orrs	r3, r2
 8003496:	636b      	str	r3, [r5, #52]	; 0x34
 8003498:	e6b2      	b.n	8003200 <HAL_RCC_OscConfig+0x198>
        __HAL_RCC_PLL_DISABLE();
 800349a:	682b      	ldr	r3, [r5, #0]
 800349c:	4a1d      	ldr	r2, [pc, #116]	; (8003514 <HAL_RCC_OscConfig+0x4ac>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800349e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80034a0:	4013      	ands	r3, r2
 80034a2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80034a4:	f7ff fb08 	bl	8002ab8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a8:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 80034aa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034ac:	e005      	b.n	80034ba <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ae:	f7ff fb03 	bl	8002ab8 <HAL_GetTick>
 80034b2:	1b80      	subs	r0, r0, r6
 80034b4:	2802      	cmp	r0, #2
 80034b6:	d900      	bls.n	80034ba <HAL_RCC_OscConfig+0x452>
 80034b8:	e711      	b.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034ba:	682b      	ldr	r3, [r5, #0]
 80034bc:	423b      	tst	r3, r7
 80034be:	d1f6      	bne.n	80034ae <HAL_RCC_OscConfig+0x446>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c0:	220f      	movs	r2, #15
 80034c2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034c4:	4e11      	ldr	r6, [pc, #68]	; (800350c <HAL_RCC_OscConfig+0x4a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c6:	4393      	bics	r3, r2
 80034c8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80034ca:	4313      	orrs	r3, r2
 80034cc:	62eb      	str	r3, [r5, #44]	; 0x2c
 80034ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80034d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80034d2:	686a      	ldr	r2, [r5, #4]
 80034d4:	430b      	orrs	r3, r1
 80034d6:	4910      	ldr	r1, [pc, #64]	; (8003518 <HAL_RCC_OscConfig+0x4b0>)
 80034d8:	400a      	ands	r2, r1
 80034da:	4313      	orrs	r3, r2
 80034dc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80034de:	2380      	movs	r3, #128	; 0x80
 80034e0:	682a      	ldr	r2, [r5, #0]
 80034e2:	045b      	lsls	r3, r3, #17
 80034e4:	4313      	orrs	r3, r2
 80034e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80034e8:	f7ff fae6 	bl	8002ab8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034ec:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80034ee:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034f0:	04ad      	lsls	r5, r5, #18
 80034f2:	e005      	b.n	8003500 <HAL_RCC_OscConfig+0x498>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f4:	f7ff fae0 	bl	8002ab8 <HAL_GetTick>
 80034f8:	1b00      	subs	r0, r0, r4
 80034fa:	2802      	cmp	r0, #2
 80034fc:	d900      	bls.n	8003500 <HAL_RCC_OscConfig+0x498>
 80034fe:	e6ee      	b.n	80032de <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003500:	6833      	ldr	r3, [r6, #0]
 8003502:	422b      	tst	r3, r5
 8003504:	d0f6      	beq.n	80034f4 <HAL_RCC_OscConfig+0x48c>
  return HAL_OK;
 8003506:	2000      	movs	r0, #0
 8003508:	e6a7      	b.n	800325a <HAL_RCC_OscConfig+0x1f2>
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	40021000 	.word	0x40021000
 8003510:	efffffff 	.word	0xefffffff
 8003514:	feffffff 	.word	0xfeffffff
 8003518:	ffc2ffff 	.word	0xffc2ffff

0800351c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800351e:	46ce      	mov	lr, r9
 8003520:	4647      	mov	r7, r8
 8003522:	0004      	movs	r4, r0
 8003524:	000d      	movs	r5, r1
 8003526:	b580      	push	{r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003528:	2800      	cmp	r0, #0
 800352a:	d00d      	beq.n	8003548 <HAL_RCC_ClockConfig+0x2c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800352c:	2301      	movs	r3, #1
 800352e:	494a      	ldr	r1, [pc, #296]	; (8003658 <HAL_RCC_ClockConfig+0x13c>)
 8003530:	680a      	ldr	r2, [r1, #0]
 8003532:	401a      	ands	r2, r3
 8003534:	42aa      	cmp	r2, r5
 8003536:	d20c      	bcs.n	8003552 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003538:	680a      	ldr	r2, [r1, #0]
 800353a:	439a      	bics	r2, r3
 800353c:	432a      	orrs	r2, r5
 800353e:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003540:	680a      	ldr	r2, [r1, #0]
 8003542:	4013      	ands	r3, r2
 8003544:	42ab      	cmp	r3, r5
 8003546:	d004      	beq.n	8003552 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8003548:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 800354a:	bcc0      	pop	{r6, r7}
 800354c:	46b9      	mov	r9, r7
 800354e:	46b0      	mov	r8, r6
 8003550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003552:	6823      	ldr	r3, [r4, #0]
 8003554:	079a      	lsls	r2, r3, #30
 8003556:	d50e      	bpl.n	8003576 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003558:	075a      	lsls	r2, r3, #29
 800355a:	d505      	bpl.n	8003568 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800355c:	22e0      	movs	r2, #224	; 0xe0
 800355e:	493f      	ldr	r1, [pc, #252]	; (800365c <HAL_RCC_ClockConfig+0x140>)
 8003560:	00d2      	lsls	r2, r2, #3
 8003562:	6848      	ldr	r0, [r1, #4]
 8003564:	4302      	orrs	r2, r0
 8003566:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003568:	20f0      	movs	r0, #240	; 0xf0
 800356a:	493c      	ldr	r1, [pc, #240]	; (800365c <HAL_RCC_ClockConfig+0x140>)
 800356c:	684a      	ldr	r2, [r1, #4]
 800356e:	4382      	bics	r2, r0
 8003570:	68a0      	ldr	r0, [r4, #8]
 8003572:	4302      	orrs	r2, r0
 8003574:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003576:	07db      	lsls	r3, r3, #31
 8003578:	d522      	bpl.n	80035c0 <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357a:	4b38      	ldr	r3, [pc, #224]	; (800365c <HAL_RCC_ClockConfig+0x140>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800357c:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357e:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003580:	2a01      	cmp	r2, #1
 8003582:	d05b      	beq.n	800363c <HAL_RCC_ClockConfig+0x120>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003584:	2a02      	cmp	r2, #2
 8003586:	d056      	beq.n	8003636 <HAL_RCC_ClockConfig+0x11a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003588:	079b      	lsls	r3, r3, #30
 800358a:	d5dd      	bpl.n	8003548 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800358c:	2103      	movs	r1, #3
 800358e:	4e33      	ldr	r6, [pc, #204]	; (800365c <HAL_RCC_ClockConfig+0x140>)
 8003590:	6873      	ldr	r3, [r6, #4]
 8003592:	438b      	bics	r3, r1
 8003594:	4313      	orrs	r3, r2
 8003596:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003598:	f7ff fa8e 	bl	8002ab8 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359c:	230c      	movs	r3, #12
 800359e:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a0:	4b2f      	ldr	r3, [pc, #188]	; (8003660 <HAL_RCC_ClockConfig+0x144>)
    tickstart = HAL_GetTick();
 80035a2:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a4:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a6:	e004      	b.n	80035b2 <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a8:	f7ff fa86 	bl	8002ab8 <HAL_GetTick>
 80035ac:	1bc0      	subs	r0, r0, r7
 80035ae:	4548      	cmp	r0, r9
 80035b0:	d847      	bhi.n	8003642 <HAL_RCC_ClockConfig+0x126>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b2:	4643      	mov	r3, r8
 80035b4:	6872      	ldr	r2, [r6, #4]
 80035b6:	401a      	ands	r2, r3
 80035b8:	6863      	ldr	r3, [r4, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	429a      	cmp	r2, r3
 80035be:	d1f3      	bne.n	80035a8 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035c0:	2101      	movs	r1, #1
 80035c2:	4a25      	ldr	r2, [pc, #148]	; (8003658 <HAL_RCC_ClockConfig+0x13c>)
 80035c4:	6813      	ldr	r3, [r2, #0]
 80035c6:	400b      	ands	r3, r1
 80035c8:	42ab      	cmp	r3, r5
 80035ca:	d905      	bls.n	80035d8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035cc:	6813      	ldr	r3, [r2, #0]
 80035ce:	438b      	bics	r3, r1
 80035d0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d2:	6813      	ldr	r3, [r2, #0]
 80035d4:	4219      	tst	r1, r3
 80035d6:	d1b7      	bne.n	8003548 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	075b      	lsls	r3, r3, #29
 80035dc:	d506      	bpl.n	80035ec <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80035de:	4a1f      	ldr	r2, [pc, #124]	; (800365c <HAL_RCC_ClockConfig+0x140>)
 80035e0:	4920      	ldr	r1, [pc, #128]	; (8003664 <HAL_RCC_ClockConfig+0x148>)
 80035e2:	6853      	ldr	r3, [r2, #4]
 80035e4:	400b      	ands	r3, r1
 80035e6:	68e1      	ldr	r1, [r4, #12]
 80035e8:	430b      	orrs	r3, r1
 80035ea:	6053      	str	r3, [r2, #4]
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035ec:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 80035ee:	491b      	ldr	r1, [pc, #108]	; (800365c <HAL_RCC_ClockConfig+0x140>)
 80035f0:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d00e      	beq.n	8003616 <HAL_RCC_ClockConfig+0xfa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035f8:	481b      	ldr	r0, [pc, #108]	; (8003668 <HAL_RCC_ClockConfig+0x14c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035fa:	4b18      	ldr	r3, [pc, #96]	; (800365c <HAL_RCC_ClockConfig+0x140>)
 80035fc:	4a1b      	ldr	r2, [pc, #108]	; (800366c <HAL_RCC_ClockConfig+0x150>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	491b      	ldr	r1, [pc, #108]	; (8003670 <HAL_RCC_ClockConfig+0x154>)
 8003602:	061b      	lsls	r3, r3, #24
 8003604:	0f1b      	lsrs	r3, r3, #28
 8003606:	5cd3      	ldrb	r3, [r2, r3]
 8003608:	40d8      	lsrs	r0, r3
 800360a:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800360c:	2003      	movs	r0, #3
 800360e:	f7ff fa11 	bl	8002a34 <HAL_InitTick>
  return HAL_OK;
 8003612:	2000      	movs	r0, #0
 8003614:	e799      	b.n	800354a <HAL_RCC_ClockConfig+0x2e>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003616:	250f      	movs	r5, #15
 8003618:	4816      	ldr	r0, [pc, #88]	; (8003674 <HAL_RCC_ClockConfig+0x158>)
 800361a:	0c93      	lsrs	r3, r2, #18
 800361c:	402b      	ands	r3, r5
 800361e:	5cc4      	ldrb	r4, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003620:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003622:	03d2      	lsls	r2, r2, #15
 8003624:	d50f      	bpl.n	8003646 <HAL_RCC_ClockConfig+0x12a>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003626:	4b14      	ldr	r3, [pc, #80]	; (8003678 <HAL_RCC_ClockConfig+0x15c>)
 8003628:	400d      	ands	r5, r1
 800362a:	5d59      	ldrb	r1, [r3, r5]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800362c:	480e      	ldr	r0, [pc, #56]	; (8003668 <HAL_RCC_ClockConfig+0x14c>)
 800362e:	f7fc fd6b 	bl	8000108 <__udivsi3>
 8003632:	4360      	muls	r0, r4
 8003634:	e7e1      	b.n	80035fa <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003636:	019b      	lsls	r3, r3, #6
 8003638:	d4a8      	bmi.n	800358c <HAL_RCC_ClockConfig+0x70>
 800363a:	e785      	b.n	8003548 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800363c:	039b      	lsls	r3, r3, #14
 800363e:	d4a5      	bmi.n	800358c <HAL_RCC_ClockConfig+0x70>
 8003640:	e782      	b.n	8003548 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8003642:	2003      	movs	r0, #3
 8003644:	e781      	b.n	800354a <HAL_RCC_ClockConfig+0x2e>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003646:	0163      	lsls	r3, r4, #5
 8003648:	1b1b      	subs	r3, r3, r4
 800364a:	0198      	lsls	r0, r3, #6
 800364c:	1ac0      	subs	r0, r0, r3
 800364e:	00c0      	lsls	r0, r0, #3
 8003650:	1900      	adds	r0, r0, r4
 8003652:	0200      	lsls	r0, r0, #8
 8003654:	e7d1      	b.n	80035fa <HAL_RCC_ClockConfig+0xde>
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	40022000 	.word	0x40022000
 800365c:	40021000 	.word	0x40021000
 8003660:	00001388 	.word	0x00001388
 8003664:	fffff8ff 	.word	0xfffff8ff
 8003668:	007a1200 	.word	0x007a1200
 800366c:	08005fec 	.word	0x08005fec
 8003670:	20000308 	.word	0x20000308
 8003674:	08006004 	.word	0x08006004
 8003678:	08006014 	.word	0x08006014

0800367c <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 800367c:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 800367e:	4910      	ldr	r1, [pc, #64]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x44>)
{
 8003680:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8003682:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003684:	4013      	ands	r3, r2
 8003686:	2b08      	cmp	r3, #8
 8003688:	d001      	beq.n	800368e <HAL_RCC_GetSysClockFreq+0x12>
      sysclockfreq = HSE_VALUE;
 800368a:	480e      	ldr	r0, [pc, #56]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800368c:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800368e:	250f      	movs	r5, #15
 8003690:	480d      	ldr	r0, [pc, #52]	; (80036c8 <HAL_RCC_GetSysClockFreq+0x4c>)
 8003692:	0c93      	lsrs	r3, r2, #18
 8003694:	402b      	ands	r3, r5
 8003696:	5cc4      	ldrb	r4, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003698:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800369a:	03d2      	lsls	r2, r2, #15
 800369c:	d507      	bpl.n	80036ae <HAL_RCC_GetSysClockFreq+0x32>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800369e:	4b0b      	ldr	r3, [pc, #44]	; (80036cc <HAL_RCC_GetSysClockFreq+0x50>)
 80036a0:	400d      	ands	r5, r1
 80036a2:	5d59      	ldrb	r1, [r3, r5]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036a4:	4807      	ldr	r0, [pc, #28]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x48>)
 80036a6:	f7fc fd2f 	bl	8000108 <__udivsi3>
 80036aa:	4360      	muls	r0, r4
 80036ac:	e7ee      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80036ae:	0162      	lsls	r2, r4, #5
 80036b0:	1b12      	subs	r2, r2, r4
 80036b2:	0193      	lsls	r3, r2, #6
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	191b      	adds	r3, r3, r4
 80036ba:	0218      	lsls	r0, r3, #8
 80036bc:	e7e6      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x10>
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	40021000 	.word	0x40021000
 80036c4:	007a1200 	.word	0x007a1200
 80036c8:	08006004 	.word	0x08006004
 80036cc:	08006014 	.word	0x08006014

080036d0 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80036d0:	4b01      	ldr	r3, [pc, #4]	; (80036d8 <HAL_RCC_GetHCLKFreq+0x8>)
 80036d2:	6818      	ldr	r0, [r3, #0]
}
 80036d4:	4770      	bx	lr
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	20000308 	.word	0x20000308

080036dc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80036dc:	4b04      	ldr	r3, [pc, #16]	; (80036f0 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80036de:	4a05      	ldr	r2, [pc, #20]	; (80036f4 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	4905      	ldr	r1, [pc, #20]	; (80036f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80036e4:	055b      	lsls	r3, r3, #21
 80036e6:	0f5b      	lsrs	r3, r3, #29
 80036e8:	5ccb      	ldrb	r3, [r1, r3]
 80036ea:	6810      	ldr	r0, [r2, #0]
 80036ec:	40d8      	lsrs	r0, r3
}    
 80036ee:	4770      	bx	lr
 80036f0:	40021000 	.word	0x40021000
 80036f4:	20000308 	.word	0x20000308
 80036f8:	08005ffc 	.word	0x08005ffc

080036fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036fe:	46ce      	mov	lr, r9
 8003700:	4647      	mov	r7, r8
 8003702:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003704:	6803      	ldr	r3, [r0, #0]
{
 8003706:	0004      	movs	r4, r0
 8003708:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800370a:	03da      	lsls	r2, r3, #15
 800370c:	d530      	bpl.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800370e:	2280      	movs	r2, #128	; 0x80
 8003710:	4b43      	ldr	r3, [pc, #268]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003712:	0552      	lsls	r2, r2, #21
 8003714:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003716:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003718:	4211      	tst	r1, r2
 800371a:	d041      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371c:	2680      	movs	r6, #128	; 0x80
 800371e:	4d41      	ldr	r5, [pc, #260]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8003720:	0076      	lsls	r6, r6, #1
 8003722:	682b      	ldr	r3, [r5, #0]
 8003724:	4233      	tst	r3, r6
 8003726:	d049      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003728:	4d3d      	ldr	r5, [pc, #244]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800372a:	23c0      	movs	r3, #192	; 0xc0
 800372c:	6a2a      	ldr	r2, [r5, #32]
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	0010      	movs	r0, r2
 8003732:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003734:	421a      	tst	r2, r3
 8003736:	d063      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003738:	6861      	ldr	r1, [r4, #4]
 800373a:	400b      	ands	r3, r1
 800373c:	4283      	cmp	r3, r0
 800373e:	d00e      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003740:	2080      	movs	r0, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003742:	6a2b      	ldr	r3, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8003744:	6a2e      	ldr	r6, [r5, #32]
 8003746:	0240      	lsls	r0, r0, #9
 8003748:	4330      	orrs	r0, r6
 800374a:	6228      	str	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800374c:	6a28      	ldr	r0, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800374e:	4a36      	ldr	r2, [pc, #216]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003750:	4e36      	ldr	r6, [pc, #216]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003752:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003754:	4030      	ands	r0, r6
 8003756:	6228      	str	r0, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003758:	622a      	str	r2, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800375a:	07db      	lsls	r3, r3, #31
 800375c:	d43f      	bmi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800375e:	4a30      	ldr	r2, [pc, #192]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003760:	4831      	ldr	r0, [pc, #196]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8003762:	6a13      	ldr	r3, [r2, #32]
 8003764:	4003      	ands	r3, r0
 8003766:	430b      	orrs	r3, r1
 8003768:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800376a:	2f01      	cmp	r7, #1
 800376c:	d051      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800376e:	6823      	ldr	r3, [r4, #0]
 8003770:	07da      	lsls	r2, r3, #31
 8003772:	d506      	bpl.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003774:	2003      	movs	r0, #3
 8003776:	492a      	ldr	r1, [pc, #168]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003778:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800377a:	4382      	bics	r2, r0
 800377c:	68a0      	ldr	r0, [r4, #8]
 800377e:	4302      	orrs	r2, r0
 8003780:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003782:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003784:	069b      	lsls	r3, r3, #26
 8003786:	d506      	bpl.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003788:	2110      	movs	r1, #16
 800378a:	4a25      	ldr	r2, [pc, #148]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800378c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800378e:	438b      	bics	r3, r1
 8003790:	68e1      	ldr	r1, [r4, #12]
 8003792:	430b      	orrs	r3, r1
 8003794:	6313      	str	r3, [r2, #48]	; 0x30
}
 8003796:	b003      	add	sp, #12
 8003798:	bcc0      	pop	{r6, r7}
 800379a:	46b9      	mov	r9, r7
 800379c:	46b0      	mov	r8, r6
 800379e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a0:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80037a2:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a4:	4d1f      	ldr	r5, [pc, #124]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80037a6:	4311      	orrs	r1, r2
 80037a8:	61d9      	str	r1, [r3, #28]
 80037aa:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ac:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80037ae:	4013      	ands	r3, r2
 80037b0:	9301      	str	r3, [sp, #4]
 80037b2:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b4:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 80037b6:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b8:	4233      	tst	r3, r6
 80037ba:	d1b5      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037bc:	682b      	ldr	r3, [r5, #0]
 80037be:	4333      	orrs	r3, r6
 80037c0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80037c2:	f7ff f979 	bl	8002ab8 <HAL_GetTick>
 80037c6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c8:	682b      	ldr	r3, [r5, #0]
 80037ca:	4233      	tst	r3, r6
 80037cc:	d1ac      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ce:	f7ff f973 	bl	8002ab8 <HAL_GetTick>
 80037d2:	4643      	mov	r3, r8
 80037d4:	1ac0      	subs	r0, r0, r3
 80037d6:	2864      	cmp	r0, #100	; 0x64
 80037d8:	d9f6      	bls.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 80037da:	2003      	movs	r0, #3
 80037dc:	e7db      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 80037de:	f7ff f96b 	bl	8002ab8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e2:	2302      	movs	r3, #2
 80037e4:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e6:	4b12      	ldr	r3, [pc, #72]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 80037e8:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ec:	e004      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ee:	f7ff f963 	bl	8002ab8 <HAL_GetTick>
 80037f2:	1b80      	subs	r0, r0, r6
 80037f4:	4548      	cmp	r0, r9
 80037f6:	d8f0      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f8:	4642      	mov	r2, r8
 80037fa:	6a2b      	ldr	r3, [r5, #32]
 80037fc:	421a      	tst	r2, r3
 80037fe:	d0f6      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003800:	4a07      	ldr	r2, [pc, #28]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8003802:	4809      	ldr	r0, [pc, #36]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8003804:	6a13      	ldr	r3, [r2, #32]
 8003806:	6861      	ldr	r1, [r4, #4]
 8003808:	4003      	ands	r3, r0
 800380a:	430b      	orrs	r3, r1
 800380c:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 800380e:	2f01      	cmp	r7, #1
 8003810:	d1ad      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003812:	69d3      	ldr	r3, [r2, #28]
 8003814:	4907      	ldr	r1, [pc, #28]	; (8003834 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003816:	400b      	ands	r3, r1
 8003818:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800381a:	6823      	ldr	r3, [r4, #0]
 800381c:	e7a8      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800381e:	46c0      	nop			; (mov r8, r8)
 8003820:	40021000 	.word	0x40021000
 8003824:	40007000 	.word	0x40007000
 8003828:	fffffcff 	.word	0xfffffcff
 800382c:	fffeffff 	.word	0xfffeffff
 8003830:	00001388 	.word	0x00001388
 8003834:	efffffff 	.word	0xefffffff

08003838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003838:	b510      	push	{r4, lr}
 800383a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800383c:	d066      	beq.n	800390c <HAL_TIM_Base_Init+0xd4>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800383e:	233d      	movs	r3, #61	; 0x3d
 8003840:	5cc3      	ldrb	r3, [r0, r3]
 8003842:	b2da      	uxtb	r2, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d041      	beq.n	80038cc <HAL_TIM_Base_Init+0x94>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003848:	233d      	movs	r3, #61	; 0x3d
 800384a:	2202      	movs	r2, #2
 800384c:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800384e:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003850:	492f      	ldr	r1, [pc, #188]	; (8003910 <HAL_TIM_Base_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 8003852:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003854:	428a      	cmp	r2, r1
 8003856:	d045      	beq.n	80038e4 <HAL_TIM_Base_Init+0xac>
 8003858:	2180      	movs	r1, #128	; 0x80
 800385a:	05c9      	lsls	r1, r1, #23
 800385c:	428a      	cmp	r2, r1
 800385e:	d02c      	beq.n	80038ba <HAL_TIM_Base_Init+0x82>
 8003860:	492c      	ldr	r1, [pc, #176]	; (8003914 <HAL_TIM_Base_Init+0xdc>)
 8003862:	428a      	cmp	r2, r1
 8003864:	d029      	beq.n	80038ba <HAL_TIM_Base_Init+0x82>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003866:	492c      	ldr	r1, [pc, #176]	; (8003918 <HAL_TIM_Base_Init+0xe0>)
 8003868:	428a      	cmp	r2, r1
 800386a:	d02a      	beq.n	80038c2 <HAL_TIM_Base_Init+0x8a>
 800386c:	492b      	ldr	r1, [pc, #172]	; (800391c <HAL_TIM_Base_Init+0xe4>)
 800386e:	428a      	cmp	r2, r1
 8003870:	d03c      	beq.n	80038ec <HAL_TIM_Base_Init+0xb4>
 8003872:	492b      	ldr	r1, [pc, #172]	; (8003920 <HAL_TIM_Base_Init+0xe8>)
 8003874:	428a      	cmp	r2, r1
 8003876:	d039      	beq.n	80038ec <HAL_TIM_Base_Init+0xb4>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003878:	2180      	movs	r1, #128	; 0x80
 800387a:	438b      	bics	r3, r1
 800387c:	69a1      	ldr	r1, [r4, #24]
 800387e:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8003880:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003882:	68e3      	ldr	r3, [r4, #12]
 8003884:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003886:	6863      	ldr	r3, [r4, #4]
 8003888:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800388a:	2301      	movs	r3, #1
 800388c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800388e:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8003890:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003892:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003894:	3a08      	subs	r2, #8
 8003896:	54a3      	strb	r3, [r4, r2]
 8003898:	3201      	adds	r2, #1
 800389a:	54a3      	strb	r3, [r4, r2]
 800389c:	3201      	adds	r2, #1
 800389e:	54a3      	strb	r3, [r4, r2]
 80038a0:	3201      	adds	r2, #1
 80038a2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038a4:	3201      	adds	r2, #1
 80038a6:	54a3      	strb	r3, [r4, r2]
 80038a8:	3201      	adds	r2, #1
 80038aa:	54a3      	strb	r3, [r4, r2]
 80038ac:	3201      	adds	r2, #1
 80038ae:	54a3      	strb	r3, [r4, r2]
 80038b0:	3201      	adds	r2, #1
 80038b2:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80038b4:	3a08      	subs	r2, #8
 80038b6:	54a3      	strb	r3, [r4, r2]
}
 80038b8:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038ba:	2170      	movs	r1, #112	; 0x70
 80038bc:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 80038be:	68a1      	ldr	r1, [r4, #8]
 80038c0:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	4918      	ldr	r1, [pc, #96]	; (8003924 <HAL_TIM_Base_Init+0xec>)
 80038c4:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038c6:	6921      	ldr	r1, [r4, #16]
 80038c8:	430b      	orrs	r3, r1
 80038ca:	e7d5      	b.n	8003878 <HAL_TIM_Base_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 80038cc:	333c      	adds	r3, #60	; 0x3c
 80038ce:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80038d0:	f7fe fe80 	bl	80025d4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	233d      	movs	r3, #61	; 0x3d
 80038d6:	2202      	movs	r2, #2
 80038d8:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038da:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038dc:	490c      	ldr	r1, [pc, #48]	; (8003910 <HAL_TIM_Base_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 80038de:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038e0:	428a      	cmp	r2, r1
 80038e2:	d1b9      	bne.n	8003858 <HAL_TIM_Base_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038e4:	2170      	movs	r1, #112	; 0x70
 80038e6:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 80038e8:	68a1      	ldr	r1, [r4, #8]
 80038ea:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80038ec:	490d      	ldr	r1, [pc, #52]	; (8003924 <HAL_TIM_Base_Init+0xec>)
 80038ee:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038f0:	6921      	ldr	r1, [r4, #16]
 80038f2:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038f4:	2180      	movs	r1, #128	; 0x80
 80038f6:	438b      	bics	r3, r1
 80038f8:	69a1      	ldr	r1, [r4, #24]
 80038fa:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80038fc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038fe:	68e3      	ldr	r3, [r4, #12]
 8003900:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003902:	6863      	ldr	r3, [r4, #4]
 8003904:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003906:	6963      	ldr	r3, [r4, #20]
 8003908:	6313      	str	r3, [r2, #48]	; 0x30
 800390a:	e7be      	b.n	800388a <HAL_TIM_Base_Init+0x52>
    return HAL_ERROR;
 800390c:	2001      	movs	r0, #1
 800390e:	e7d3      	b.n	80038b8 <HAL_TIM_Base_Init+0x80>
 8003910:	40012c00 	.word	0x40012c00
 8003914:	40000400 	.word	0x40000400
 8003918:	40002000 	.word	0x40002000
 800391c:	40014400 	.word	0x40014400
 8003920:	40014800 	.word	0x40014800
 8003924:	fffffcff 	.word	0xfffffcff

08003928 <HAL_TIM_PWM_Init>:
{
 8003928:	b510      	push	{r4, lr}
 800392a:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 800392c:	d066      	beq.n	80039fc <HAL_TIM_PWM_Init+0xd4>
  if (htim->State == HAL_TIM_STATE_RESET)
 800392e:	233d      	movs	r3, #61	; 0x3d
 8003930:	5cc3      	ldrb	r3, [r0, r3]
 8003932:	b2da      	uxtb	r2, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d041      	beq.n	80039bc <HAL_TIM_PWM_Init+0x94>
  htim->State = HAL_TIM_STATE_BUSY;
 8003938:	233d      	movs	r3, #61	; 0x3d
 800393a:	2202      	movs	r2, #2
 800393c:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800393e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003940:	492f      	ldr	r1, [pc, #188]	; (8003a00 <HAL_TIM_PWM_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 8003942:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003944:	428a      	cmp	r2, r1
 8003946:	d045      	beq.n	80039d4 <HAL_TIM_PWM_Init+0xac>
 8003948:	2180      	movs	r1, #128	; 0x80
 800394a:	05c9      	lsls	r1, r1, #23
 800394c:	428a      	cmp	r2, r1
 800394e:	d02c      	beq.n	80039aa <HAL_TIM_PWM_Init+0x82>
 8003950:	492c      	ldr	r1, [pc, #176]	; (8003a04 <HAL_TIM_PWM_Init+0xdc>)
 8003952:	428a      	cmp	r2, r1
 8003954:	d029      	beq.n	80039aa <HAL_TIM_PWM_Init+0x82>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003956:	492c      	ldr	r1, [pc, #176]	; (8003a08 <HAL_TIM_PWM_Init+0xe0>)
 8003958:	428a      	cmp	r2, r1
 800395a:	d02a      	beq.n	80039b2 <HAL_TIM_PWM_Init+0x8a>
 800395c:	492b      	ldr	r1, [pc, #172]	; (8003a0c <HAL_TIM_PWM_Init+0xe4>)
 800395e:	428a      	cmp	r2, r1
 8003960:	d03c      	beq.n	80039dc <HAL_TIM_PWM_Init+0xb4>
 8003962:	492b      	ldr	r1, [pc, #172]	; (8003a10 <HAL_TIM_PWM_Init+0xe8>)
 8003964:	428a      	cmp	r2, r1
 8003966:	d039      	beq.n	80039dc <HAL_TIM_PWM_Init+0xb4>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003968:	2180      	movs	r1, #128	; 0x80
 800396a:	438b      	bics	r3, r1
 800396c:	69a1      	ldr	r1, [r4, #24]
 800396e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003970:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003972:	68e3      	ldr	r3, [r4, #12]
 8003974:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003976:	6863      	ldr	r3, [r4, #4]
 8003978:	6293      	str	r3, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800397a:	2301      	movs	r3, #1
 800397c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800397e:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8003980:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003982:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003984:	3a08      	subs	r2, #8
 8003986:	54a3      	strb	r3, [r4, r2]
 8003988:	3201      	adds	r2, #1
 800398a:	54a3      	strb	r3, [r4, r2]
 800398c:	3201      	adds	r2, #1
 800398e:	54a3      	strb	r3, [r4, r2]
 8003990:	3201      	adds	r2, #1
 8003992:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003994:	3201      	adds	r2, #1
 8003996:	54a3      	strb	r3, [r4, r2]
 8003998:	3201      	adds	r2, #1
 800399a:	54a3      	strb	r3, [r4, r2]
 800399c:	3201      	adds	r2, #1
 800399e:	54a3      	strb	r3, [r4, r2]
 80039a0:	3201      	adds	r2, #1
 80039a2:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80039a4:	3a08      	subs	r2, #8
 80039a6:	54a3      	strb	r3, [r4, r2]
}
 80039a8:	bd10      	pop	{r4, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039aa:	2170      	movs	r1, #112	; 0x70
 80039ac:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 80039ae:	68a1      	ldr	r1, [r4, #8]
 80039b0:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80039b2:	4918      	ldr	r1, [pc, #96]	; (8003a14 <HAL_TIM_PWM_Init+0xec>)
 80039b4:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039b6:	6921      	ldr	r1, [r4, #16]
 80039b8:	430b      	orrs	r3, r1
 80039ba:	e7d5      	b.n	8003968 <HAL_TIM_PWM_Init+0x40>
    htim->Lock = HAL_UNLOCKED;
 80039bc:	333c      	adds	r3, #60	; 0x3c
 80039be:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 80039c0:	f7fe fdd4 	bl	800256c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80039c4:	233d      	movs	r3, #61	; 0x3d
 80039c6:	2202      	movs	r2, #2
 80039c8:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ca:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039cc:	490c      	ldr	r1, [pc, #48]	; (8003a00 <HAL_TIM_PWM_Init+0xd8>)
  tmpcr1 = TIMx->CR1;
 80039ce:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039d0:	428a      	cmp	r2, r1
 80039d2:	d1b9      	bne.n	8003948 <HAL_TIM_PWM_Init+0x20>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039d4:	2170      	movs	r1, #112	; 0x70
 80039d6:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 80039d8:	68a1      	ldr	r1, [r4, #8]
 80039da:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80039dc:	490d      	ldr	r1, [pc, #52]	; (8003a14 <HAL_TIM_PWM_Init+0xec>)
 80039de:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039e0:	6921      	ldr	r1, [r4, #16]
 80039e2:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039e4:	2180      	movs	r1, #128	; 0x80
 80039e6:	438b      	bics	r3, r1
 80039e8:	69a1      	ldr	r1, [r4, #24]
 80039ea:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80039ec:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039ee:	68e3      	ldr	r3, [r4, #12]
 80039f0:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80039f2:	6863      	ldr	r3, [r4, #4]
 80039f4:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80039f6:	6963      	ldr	r3, [r4, #20]
 80039f8:	6313      	str	r3, [r2, #48]	; 0x30
 80039fa:	e7be      	b.n	800397a <HAL_TIM_PWM_Init+0x52>
    return HAL_ERROR;
 80039fc:	2001      	movs	r0, #1
 80039fe:	e7d3      	b.n	80039a8 <HAL_TIM_PWM_Init+0x80>
 8003a00:	40012c00 	.word	0x40012c00
 8003a04:	40000400 	.word	0x40000400
 8003a08:	40002000 	.word	0x40002000
 8003a0c:	40014400 	.word	0x40014400
 8003a10:	40014800 	.word	0x40014800
 8003a14:	fffffcff 	.word	0xfffffcff

08003a18 <HAL_TIM_PWM_ConfigChannel>:
{
 8003a18:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003a1a:	203c      	movs	r0, #60	; 0x3c
{
 8003a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003a1e:	5c1c      	ldrb	r4, [r3, r0]
 8003a20:	2c01      	cmp	r4, #1
 8003a22:	d100      	bne.n	8003a26 <HAL_TIM_PWM_ConfigChannel+0xe>
 8003a24:	e0de      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x1cc>
 8003a26:	2401      	movs	r4, #1
 8003a28:	541c      	strb	r4, [r3, r0]
  switch (Channel)
 8003a2a:	2a08      	cmp	r2, #8
 8003a2c:	d100      	bne.n	8003a30 <HAL_TIM_PWM_ConfigChannel+0x18>
 8003a2e:	e0ac      	b.n	8003b8a <HAL_TIM_PWM_ConfigChannel+0x172>
 8003a30:	d834      	bhi.n	8003a9c <HAL_TIM_PWM_ConfigChannel+0x84>
 8003a32:	2a00      	cmp	r2, #0
 8003a34:	d100      	bne.n	8003a38 <HAL_TIM_PWM_ConfigChannel+0x20>
 8003a36:	e07d      	b.n	8003b34 <HAL_TIM_PWM_ConfigChannel+0x11c>
 8003a38:	2a04      	cmp	r2, #4
 8003a3a:	d161      	bne.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0xe8>
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a3c:	2410      	movs	r4, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a3e:	681a      	ldr	r2, [r3, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a40:	4d77      	ldr	r5, [pc, #476]	; (8003c20 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a42:	6a10      	ldr	r0, [r2, #32]
 8003a44:	43a0      	bics	r0, r4
 8003a46:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003a48:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003a4a:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8003a4c:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a4e:	402c      	ands	r4, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a50:	680d      	ldr	r5, [r1, #0]
 8003a52:	022d      	lsls	r5, r5, #8
 8003a54:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a56:	2420      	movs	r4, #32
 8003a58:	43a0      	bics	r0, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a5a:	688c      	ldr	r4, [r1, #8]
 8003a5c:	0124      	lsls	r4, r4, #4
 8003a5e:	4304      	orrs	r4, r0

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a60:	4870      	ldr	r0, [pc, #448]	; (8003c24 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8003a62:	4282      	cmp	r2, r0
 8003a64:	d057      	beq.n	8003b16 <HAL_TIM_PWM_ConfigChannel+0xfe>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a66:	4870      	ldr	r0, [pc, #448]	; (8003c28 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8003a68:	4282      	cmp	r2, r0
 8003a6a:	d05b      	beq.n	8003b24 <HAL_TIM_PWM_ConfigChannel+0x10c>
 8003a6c:	486f      	ldr	r0, [pc, #444]	; (8003c2c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003a6e:	4282      	cmp	r2, r0
 8003a70:	d058      	beq.n	8003b24 <HAL_TIM_PWM_ConfigChannel+0x10c>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a72:	6848      	ldr	r0, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003a74:	6056      	str	r6, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003a76:	6195      	str	r5, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003a78:	6390      	str	r0, [r2, #56]	; 0x38
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a7a:	2080      	movs	r0, #128	; 0x80

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a7c:	6214      	str	r4, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a7e:	6994      	ldr	r4, [r2, #24]
 8003a80:	0100      	lsls	r0, r0, #4
 8003a82:	4320      	orrs	r0, r4
 8003a84:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a86:	6990      	ldr	r0, [r2, #24]
 8003a88:	4c69      	ldr	r4, [pc, #420]	; (8003c30 <HAL_TIM_PWM_ConfigChannel+0x218>)
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a8a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a8c:	4020      	ands	r0, r4
 8003a8e:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a90:	6990      	ldr	r0, [r2, #24]
 8003a92:	0209      	lsls	r1, r1, #8
 8003a94:	4301      	orrs	r1, r0
 8003a96:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003a98:	2000      	movs	r0, #0
      break;
 8003a9a:	e032      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0xea>
  switch (Channel)
 8003a9c:	2a0c      	cmp	r2, #12
 8003a9e:	d12f      	bne.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0xe8>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003aa0:	681a      	ldr	r2, [r3, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003aa2:	4c64      	ldr	r4, [pc, #400]	; (8003c34 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 8003aa4:	6a10      	ldr	r0, [r2, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003aa6:	4d5e      	ldr	r5, [pc, #376]	; (8003c20 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003aa8:	4020      	ands	r0, r4
 8003aaa:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003aac:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003aae:	6856      	ldr	r6, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8003ab0:	69d0      	ldr	r0, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ab2:	4028      	ands	r0, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ab4:	680d      	ldr	r5, [r1, #0]
 8003ab6:	022d      	lsls	r5, r5, #8
 8003ab8:	4305      	orrs	r5, r0

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003aba:	485f      	ldr	r0, [pc, #380]	; (8003c38 <HAL_TIM_PWM_ConfigChannel+0x220>)
 8003abc:	4004      	ands	r4, r0
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003abe:	6888      	ldr	r0, [r1, #8]
 8003ac0:	0300      	lsls	r0, r0, #12
 8003ac2:	4320      	orrs	r0, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac4:	4c57      	ldr	r4, [pc, #348]	; (8003c24 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8003ac6:	42a2      	cmp	r2, r4
 8003ac8:	d01f      	beq.n	8003b0a <HAL_TIM_PWM_ConfigChannel+0xf2>
 8003aca:	4c57      	ldr	r4, [pc, #348]	; (8003c28 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8003acc:	42a2      	cmp	r2, r4
 8003ace:	d01c      	beq.n	8003b0a <HAL_TIM_PWM_ConfigChannel+0xf2>
 8003ad0:	4c56      	ldr	r4, [pc, #344]	; (8003c2c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003ad2:	42a2      	cmp	r2, r4
 8003ad4:	d019      	beq.n	8003b0a <HAL_TIM_PWM_ConfigChannel+0xf2>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ad6:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003ad8:	6056      	str	r6, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003ada:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003adc:	6414      	str	r4, [r2, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ade:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ae0:	2080      	movs	r0, #128	; 0x80
 8003ae2:	69d4      	ldr	r4, [r2, #28]
 8003ae4:	0100      	lsls	r0, r0, #4
 8003ae6:	4320      	orrs	r0, r4
 8003ae8:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003aea:	69d0      	ldr	r0, [r2, #28]
 8003aec:	4c50      	ldr	r4, [pc, #320]	; (8003c30 <HAL_TIM_PWM_ConfigChannel+0x218>)
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003aee:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003af0:	4020      	ands	r0, r4
 8003af2:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003af4:	69d0      	ldr	r0, [r2, #28]
 8003af6:	0209      	lsls	r1, r1, #8
 8003af8:	4301      	orrs	r1, r0
 8003afa:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003afc:	2000      	movs	r0, #0
      break;
 8003afe:	e000      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0xea>
  switch (Channel)
 8003b00:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003b02:	223c      	movs	r2, #60	; 0x3c
 8003b04:	2100      	movs	r1, #0
 8003b06:	5499      	strb	r1, [r3, r2]
}
 8003b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b0a:	4c4c      	ldr	r4, [pc, #304]	; (8003c3c <HAL_TIM_PWM_ConfigChannel+0x224>)
 8003b0c:	4034      	ands	r4, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b0e:	694e      	ldr	r6, [r1, #20]
 8003b10:	01b6      	lsls	r6, r6, #6
 8003b12:	4326      	orrs	r6, r4
 8003b14:	e7df      	b.n	8003ad6 <HAL_TIM_PWM_ConfigChannel+0xbe>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b16:	2080      	movs	r0, #128	; 0x80
 8003b18:	4384      	bics	r4, r0
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b1a:	68c8      	ldr	r0, [r1, #12]
 8003b1c:	0100      	lsls	r0, r0, #4
 8003b1e:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b20:	2040      	movs	r0, #64	; 0x40
 8003b22:	4384      	bics	r4, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b24:	4846      	ldr	r0, [pc, #280]	; (8003c40 <HAL_TIM_PWM_ConfigChannel+0x228>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b26:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b28:	4030      	ands	r0, r6
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b2a:	698e      	ldr	r6, [r1, #24]
 8003b2c:	433e      	orrs	r6, r7
 8003b2e:	00b6      	lsls	r6, r6, #2
 8003b30:	4306      	orrs	r6, r0
 8003b32:	e79e      	b.n	8003a72 <HAL_TIM_PWM_ConfigChannel+0x5a>
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b34:	2673      	movs	r6, #115	; 0x73
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b36:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b38:	6a10      	ldr	r0, [r2, #32]
 8003b3a:	43a0      	bics	r0, r4
 8003b3c:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003b3e:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003b40:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8003b42:	6994      	ldr	r4, [r2, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b44:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8003b46:	680e      	ldr	r6, [r1, #0]
 8003b48:	4334      	orrs	r4, r6
  tmpccer &= ~TIM_CCER_CC1P;
 8003b4a:	2602      	movs	r6, #2
 8003b4c:	43b0      	bics	r0, r6
  tmpccer |= OC_Config->OCPolarity;
 8003b4e:	688e      	ldr	r6, [r1, #8]
 8003b50:	4330      	orrs	r0, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b52:	4e34      	ldr	r6, [pc, #208]	; (8003c24 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8003b54:	42b2      	cmp	r2, r6
 8003b56:	d047      	beq.n	8003be8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003b58:	4e33      	ldr	r6, [pc, #204]	; (8003c28 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8003b5a:	42b2      	cmp	r2, r6
 8003b5c:	d044      	beq.n	8003be8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003b5e:	4e33      	ldr	r6, [pc, #204]	; (8003c2c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003b60:	42b2      	cmp	r2, r6
 8003b62:	d041      	beq.n	8003be8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
  TIMx->CR2 = tmpcr2;
 8003b64:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003b66:	6194      	str	r4, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003b68:	684c      	ldr	r4, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b6a:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8003b6c:	6354      	str	r4, [r2, #52]	; 0x34
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b6e:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8003b70:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b72:	6990      	ldr	r0, [r2, #24]
 8003b74:	4320      	orrs	r0, r4
 8003b76:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b78:	6990      	ldr	r0, [r2, #24]
 8003b7a:	3c04      	subs	r4, #4
 8003b7c:	43a0      	bics	r0, r4
 8003b7e:	6190      	str	r0, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b80:	6990      	ldr	r0, [r2, #24]
 8003b82:	4301      	orrs	r1, r0
 8003b84:	6191      	str	r1, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003b86:	2000      	movs	r0, #0
      break;
 8003b88:	e7bb      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0xea>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b8a:	2673      	movs	r6, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b8c:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b8e:	4c2d      	ldr	r4, [pc, #180]	; (8003c44 <HAL_TIM_PWM_ConfigChannel+0x22c>)
 8003b90:	6a10      	ldr	r0, [r2, #32]
 8003b92:	4020      	ands	r0, r4
 8003b94:	6210      	str	r0, [r2, #32]
  tmpccer = TIMx->CCER;
 8003b96:	6a10      	ldr	r0, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8003b98:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8003b9a:	69d4      	ldr	r4, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b9c:	43b4      	bics	r4, r6
  tmpccmrx |= OC_Config->OCMode;
 8003b9e:	680e      	ldr	r6, [r1, #0]
 8003ba0:	4326      	orrs	r6, r4
  tmpccer &= ~TIM_CCER_CC3P;
 8003ba2:	4c29      	ldr	r4, [pc, #164]	; (8003c48 <HAL_TIM_PWM_ConfigChannel+0x230>)
 8003ba4:	4020      	ands	r0, r4
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ba6:	688c      	ldr	r4, [r1, #8]
 8003ba8:	0224      	lsls	r4, r4, #8
 8003baa:	4320      	orrs	r0, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bac:	4c1d      	ldr	r4, [pc, #116]	; (8003c24 <HAL_TIM_PWM_ConfigChannel+0x20c>)
 8003bae:	42a2      	cmp	r2, r4
 8003bb0:	d027      	beq.n	8003c02 <HAL_TIM_PWM_ConfigChannel+0x1ea>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb2:	4c1d      	ldr	r4, [pc, #116]	; (8003c28 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8003bb4:	42a2      	cmp	r2, r4
 8003bb6:	d02b      	beq.n	8003c10 <HAL_TIM_PWM_ConfigChannel+0x1f8>
 8003bb8:	4c1c      	ldr	r4, [pc, #112]	; (8003c2c <HAL_TIM_PWM_ConfigChannel+0x214>)
 8003bba:	42a2      	cmp	r2, r4
 8003bbc:	d028      	beq.n	8003c10 <HAL_TIM_PWM_ConfigChannel+0x1f8>
  TIMx->CCR3 = OC_Config->Pulse;
 8003bbe:	684c      	ldr	r4, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003bc0:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003bc2:	61d6      	str	r6, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003bc4:	63d4      	str	r4, [r2, #60]	; 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bc6:	2408      	movs	r4, #8
  TIMx->CCER = tmpccer;
 8003bc8:	6210      	str	r0, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bca:	69d0      	ldr	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bcc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bce:	4320      	orrs	r0, r4
 8003bd0:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bd2:	69d0      	ldr	r0, [r2, #28]
 8003bd4:	3c04      	subs	r4, #4
 8003bd6:	43a0      	bics	r0, r4
 8003bd8:	61d0      	str	r0, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bda:	69d0      	ldr	r0, [r2, #28]
 8003bdc:	4301      	orrs	r1, r0
 8003bde:	61d1      	str	r1, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003be0:	2000      	movs	r0, #0
      break;
 8003be2:	e78e      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0xea>
  __HAL_LOCK(htim);
 8003be4:	2002      	movs	r0, #2
 8003be6:	e78f      	b.n	8003b08 <HAL_TIM_PWM_ConfigChannel+0xf0>
    tmpccer &= ~TIM_CCER_CC1NP;
 8003be8:	2608      	movs	r6, #8
 8003bea:	43b0      	bics	r0, r6
    tmpccer |= OC_Config->OCNPolarity;
 8003bec:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bee:	698f      	ldr	r7, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8003bf0:	4330      	orrs	r0, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bf2:	2604      	movs	r6, #4
 8003bf4:	43b0      	bics	r0, r6
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bf6:	4e15      	ldr	r6, [pc, #84]	; (8003c4c <HAL_TIM_PWM_ConfigChannel+0x234>)
 8003bf8:	402e      	ands	r6, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bfa:	694d      	ldr	r5, [r1, #20]
 8003bfc:	433d      	orrs	r5, r7
 8003bfe:	4335      	orrs	r5, r6
 8003c00:	e7b0      	b.n	8003b64 <HAL_TIM_PWM_ConfigChannel+0x14c>
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c02:	4c13      	ldr	r4, [pc, #76]	; (8003c50 <HAL_TIM_PWM_ConfigChannel+0x238>)
 8003c04:	4020      	ands	r0, r4
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c06:	68cc      	ldr	r4, [r1, #12]
 8003c08:	0224      	lsls	r4, r4, #8
 8003c0a:	4304      	orrs	r4, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c0c:	4808      	ldr	r0, [pc, #32]	; (8003c30 <HAL_TIM_PWM_ConfigChannel+0x218>)
 8003c0e:	4020      	ands	r0, r4
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c10:	4c10      	ldr	r4, [pc, #64]	; (8003c54 <HAL_TIM_PWM_ConfigChannel+0x23c>)
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c12:	694f      	ldr	r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c14:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c16:	698d      	ldr	r5, [r1, #24]
 8003c18:	433d      	orrs	r5, r7
 8003c1a:	012d      	lsls	r5, r5, #4
 8003c1c:	4325      	orrs	r5, r4
 8003c1e:	e7ce      	b.n	8003bbe <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8003c20:	ffff8cff 	.word	0xffff8cff
 8003c24:	40012c00 	.word	0x40012c00
 8003c28:	40014400 	.word	0x40014400
 8003c2c:	40014800 	.word	0x40014800
 8003c30:	fffffbff 	.word	0xfffffbff
 8003c34:	ffffefff 	.word	0xffffefff
 8003c38:	ffffdfff 	.word	0xffffdfff
 8003c3c:	ffffbfff 	.word	0xffffbfff
 8003c40:	fffff3ff 	.word	0xfffff3ff
 8003c44:	fffffeff 	.word	0xfffffeff
 8003c48:	fffffdff 	.word	0xfffffdff
 8003c4c:	fffffcff 	.word	0xfffffcff
 8003c50:	fffff7ff 	.word	0xfffff7ff
 8003c54:	ffffcfff 	.word	0xffffcfff

08003c58 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003c58:	233c      	movs	r3, #60	; 0x3c
{
 8003c5a:	b570      	push	{r4, r5, r6, lr}
 8003c5c:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8003c5e:	5cc0      	ldrb	r0, [r0, r3]
 8003c60:	2801      	cmp	r0, #1
 8003c62:	d100      	bne.n	8003c66 <HAL_TIM_ConfigClockSource+0xe>
 8003c64:	e075      	b.n	8003d52 <HAL_TIM_ConfigClockSource+0xfa>
 8003c66:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003c68:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8003c6a:	54d4      	strb	r4, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8003c70:	6810      	ldr	r0, [r2, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c72:	4d52      	ldr	r5, [pc, #328]	; (8003dbc <HAL_TIM_ConfigClockSource+0x164>)
  tmpsmcr = htim->Instance->SMCR;
 8003c74:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c76:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8003c78:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003c7a:	680b      	ldr	r3, [r1, #0]
 8003c7c:	2b60      	cmp	r3, #96	; 0x60
 8003c7e:	d100      	bne.n	8003c82 <HAL_TIM_ConfigClockSource+0x2a>
 8003c80:	e069      	b.n	8003d56 <HAL_TIM_ConfigClockSource+0xfe>
 8003c82:	d823      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x74>
 8003c84:	2b40      	cmp	r3, #64	; 0x40
 8003c86:	d100      	bne.n	8003c8a <HAL_TIM_ConfigClockSource+0x32>
 8003c88:	e07f      	b.n	8003d8a <HAL_TIM_ConfigClockSource+0x132>
 8003c8a:	d952      	bls.n	8003d32 <HAL_TIM_ConfigClockSource+0xda>
 8003c8c:	2b50      	cmp	r3, #80	; 0x50
 8003c8e:	d13b      	bne.n	8003d08 <HAL_TIM_ConfigClockSource+0xb0>
                               sClockSourceConfig->ClockPolarity,
 8003c90:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003c92:	68cb      	ldr	r3, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c94:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c96:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c98:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c9a:	43a6      	bics	r6, r4
 8003c9c:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c9e:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003ca0:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ca2:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ca4:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ca6:	240a      	movs	r4, #10
 8003ca8:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8003caa:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cac:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003cae:	6201      	str	r1, [r0, #32]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cb0:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003cb2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cb4:	438b      	bics	r3, r1
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cb6:	3919      	subs	r1, #25
 8003cb8:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cba:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003cbc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003cbe:	233d      	movs	r3, #61	; 0x3d
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	54d1      	strb	r1, [r2, r3]
}
 8003cca:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003ccc:	2480      	movs	r4, #128	; 0x80
 8003cce:	0164      	lsls	r4, r4, #5
 8003cd0:	42a3      	cmp	r3, r4
 8003cd2:	d03c      	beq.n	8003d4e <HAL_TIM_ConfigClockSource+0xf6>
 8003cd4:	2480      	movs	r4, #128	; 0x80
 8003cd6:	01a4      	lsls	r4, r4, #6
 8003cd8:	42a3      	cmp	r3, r4
 8003cda:	d117      	bne.n	8003d0c <HAL_TIM_ConfigClockSource+0xb4>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cdc:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cde:	4b38      	ldr	r3, [pc, #224]	; (8003dc0 <HAL_TIM_ConfigClockSource+0x168>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce0:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ce2:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce4:	688b      	ldr	r3, [r1, #8]
 8003ce6:	68c9      	ldr	r1, [r1, #12]
 8003ce8:	432b      	orrs	r3, r5
 8003cea:	0209      	lsls	r1, r1, #8
 8003cec:	430b      	orrs	r3, r1
 8003cee:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cf0:	6083      	str	r3, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	6881      	ldr	r1, [r0, #8]
 8003cf6:	01db      	lsls	r3, r3, #7
 8003cf8:	430b      	orrs	r3, r1
 8003cfa:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003cfc:	2000      	movs	r0, #0
      break;
 8003cfe:	e7de      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003d00:	2110      	movs	r1, #16
 8003d02:	001c      	movs	r4, r3
 8003d04:	438c      	bics	r4, r1
 8003d06:	d019      	beq.n	8003d3c <HAL_TIM_ConfigClockSource+0xe4>
 8003d08:	2001      	movs	r0, #1
 8003d0a:	e7d8      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
 8003d0c:	2b70      	cmp	r3, #112	; 0x70
 8003d0e:	d1fb      	bne.n	8003d08 <HAL_TIM_ConfigClockSource+0xb0>
  tmpsmcr = TIMx->SMCR;
 8003d10:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d12:	4b2b      	ldr	r3, [pc, #172]	; (8003dc0 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d14:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d16:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d18:	688b      	ldr	r3, [r1, #8]
 8003d1a:	68c9      	ldr	r1, [r1, #12]
 8003d1c:	432b      	orrs	r3, r5
 8003d1e:	0209      	lsls	r1, r1, #8
 8003d20:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d22:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d24:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8003d26:	6083      	str	r3, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003d28:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d2a:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8003d2c:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d2e:	2000      	movs	r0, #0
      break;
 8003d30:	e7c5      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003d32:	2b20      	cmp	r3, #32
 8003d34:	d002      	beq.n	8003d3c <HAL_TIM_ConfigClockSource+0xe4>
 8003d36:	d9e3      	bls.n	8003d00 <HAL_TIM_ConfigClockSource+0xa8>
 8003d38:	2b30      	cmp	r3, #48	; 0x30
 8003d3a:	d1e5      	bne.n	8003d08 <HAL_TIM_ConfigClockSource+0xb0>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d3c:	2470      	movs	r4, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003d3e:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d40:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d42:	430b      	orrs	r3, r1
 8003d44:	2107      	movs	r1, #7
 8003d46:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003d48:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4a:	2000      	movs	r0, #0
}
 8003d4c:	e7b7      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 8003d4e:	2000      	movs	r0, #0
 8003d50:	e7b5      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 8003d52:	2002      	movs	r0, #2
 8003d54:	e7b9      	b.n	8003cca <HAL_TIM_ConfigClockSource+0x72>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d56:	2510      	movs	r5, #16
 8003d58:	6a04      	ldr	r4, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8003d5a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d5c:	43ac      	bics	r4, r5
                               sClockSourceConfig->ClockFilter);
 8003d5e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d60:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d62:	6985      	ldr	r5, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d64:	4e17      	ldr	r6, [pc, #92]	; (8003dc4 <HAL_TIM_ConfigClockSource+0x16c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d66:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d68:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d6a:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d6c:	25a0      	movs	r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8003d6e:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8003d70:	6181      	str	r1, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d72:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d74:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	4323      	orrs	r3, r4
  TIMx->CCER = tmpccer;
 8003d7a:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003d7c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d7e:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d80:	3909      	subs	r1, #9
 8003d82:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003d84:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d86:	2000      	movs	r0, #0
}
 8003d88:	e799      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 8003d8a:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003d8c:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003d8e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d90:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d92:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d94:	43a6      	bics	r6, r4
 8003d96:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d98:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003d9a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d9c:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d9e:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003da0:	240a      	movs	r4, #10
 8003da2:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8003da4:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8003da6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003da8:	6201      	str	r1, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003daa:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003dac:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dae:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003db0:	3929      	subs	r1, #41	; 0x29
 8003db2:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003db4:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003db6:	2000      	movs	r0, #0
}
 8003db8:	e781      	b.n	8003cbe <HAL_TIM_ConfigClockSource+0x66>
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	ffff0088 	.word	0xffff0088
 8003dc0:	ffff00ff 	.word	0xffff00ff
 8003dc4:	ffff0fff 	.word	0xffff0fff

08003dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dc8:	233c      	movs	r3, #60	; 0x3c
{
 8003dca:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8003dcc:	5cc3      	ldrb	r3, [r0, r3]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d021      	beq.n	8003e16 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd2:	233d      	movs	r3, #61	; 0x3d
 8003dd4:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd6:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8003dd8:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 8003dda:	6803      	ldr	r3, [r0, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003dde:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003de0:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003de2:	680d      	ldr	r5, [r1, #0]
 8003de4:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003de6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003de8:	4a0c      	ldr	r2, [pc, #48]	; (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d006      	beq.n	8003dfc <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8003dee:	2280      	movs	r2, #128	; 0x80
 8003df0:	05d2      	lsls	r2, r2, #23
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d002      	beq.n	8003dfc <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8003df6:	4a0a      	ldr	r2, [pc, #40]	; (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d104      	bne.n	8003e06 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dfc:	2280      	movs	r2, #128	; 0x80
 8003dfe:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e00:	684a      	ldr	r2, [r1, #4]
 8003e02:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e04:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e06:	233d      	movs	r3, #61	; 0x3d
 8003e08:	2201      	movs	r2, #1
 8003e0a:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8003e12:	2000      	movs	r0, #0
}
 8003e14:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8003e16:	2002      	movs	r0, #2
 8003e18:	e7fc      	b.n	8003e14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	40012c00 	.word	0x40012c00
 8003e20:	40000400 	.word	0x40000400

08003e24 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e24:	223c      	movs	r2, #60	; 0x3c
{
 8003e26:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8003e28:	5c83      	ldrb	r3, [r0, r2]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d01e      	beq.n	8003e6c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e2e:	68cb      	ldr	r3, [r1, #12]
 8003e30:	4c0f      	ldr	r4, [pc, #60]	; (8003e70 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
 8003e32:	4023      	ands	r3, r4
 8003e34:	688c      	ldr	r4, [r1, #8]
 8003e36:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e38:	4c0e      	ldr	r4, [pc, #56]	; (8003e74 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8003e3a:	4023      	ands	r3, r4
 8003e3c:	684c      	ldr	r4, [r1, #4]
 8003e3e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e40:	4c0d      	ldr	r4, [pc, #52]	; (8003e78 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8003e42:	4023      	ands	r3, r4
 8003e44:	680c      	ldr	r4, [r1, #0]
 8003e46:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e48:	4c0c      	ldr	r4, [pc, #48]	; (8003e7c <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8003e4a:	4023      	ands	r3, r4
 8003e4c:	690c      	ldr	r4, [r1, #16]
 8003e4e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e50:	4c0b      	ldr	r4, [pc, #44]	; (8003e80 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8003e52:	4023      	ands	r3, r4
 8003e54:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e56:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e58:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e5a:	4c0a      	ldr	r4, [pc, #40]	; (8003e84 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8003e5c:	4023      	ands	r3, r4
 8003e5e:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e60:	6801      	ldr	r1, [r0, #0]
 8003e62:	644b      	str	r3, [r1, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003e64:	2300      	movs	r3, #0
 8003e66:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 8003e68:	2000      	movs	r0, #0
}
 8003e6a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8003e6c:	2002      	movs	r0, #2
 8003e6e:	e7fc      	b.n	8003e6a <HAL_TIMEx_ConfigBreakDeadTime+0x46>
 8003e70:	fffffcff 	.word	0xfffffcff
 8003e74:	fffffbff 	.word	0xfffffbff
 8003e78:	fffff7ff 	.word	0xfffff7ff
 8003e7c:	ffffefff 	.word	0xffffefff
 8003e80:	ffffdfff 	.word	0xffffdfff
 8003e84:	ffffbfff 	.word	0xffffbfff

08003e88 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e88:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8003e8a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e8c:	07da      	lsls	r2, r3, #31
 8003e8e:	d506      	bpl.n	8003e9e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e90:	6801      	ldr	r1, [r0, #0]
 8003e92:	4c28      	ldr	r4, [pc, #160]	; (8003f34 <UART_AdvFeatureConfig+0xac>)
 8003e94:	684a      	ldr	r2, [r1, #4]
 8003e96:	4022      	ands	r2, r4
 8003e98:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003e9a:	4322      	orrs	r2, r4
 8003e9c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e9e:	079a      	lsls	r2, r3, #30
 8003ea0:	d506      	bpl.n	8003eb0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ea2:	6801      	ldr	r1, [r0, #0]
 8003ea4:	4c24      	ldr	r4, [pc, #144]	; (8003f38 <UART_AdvFeatureConfig+0xb0>)
 8003ea6:	684a      	ldr	r2, [r1, #4]
 8003ea8:	4022      	ands	r2, r4
 8003eaa:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003eac:	4322      	orrs	r2, r4
 8003eae:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003eb0:	075a      	lsls	r2, r3, #29
 8003eb2:	d506      	bpl.n	8003ec2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003eb4:	6801      	ldr	r1, [r0, #0]
 8003eb6:	4c21      	ldr	r4, [pc, #132]	; (8003f3c <UART_AdvFeatureConfig+0xb4>)
 8003eb8:	684a      	ldr	r2, [r1, #4]
 8003eba:	4022      	ands	r2, r4
 8003ebc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003ebe:	4322      	orrs	r2, r4
 8003ec0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ec2:	071a      	lsls	r2, r3, #28
 8003ec4:	d506      	bpl.n	8003ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ec6:	6801      	ldr	r1, [r0, #0]
 8003ec8:	4c1d      	ldr	r4, [pc, #116]	; (8003f40 <UART_AdvFeatureConfig+0xb8>)
 8003eca:	684a      	ldr	r2, [r1, #4]
 8003ecc:	4022      	ands	r2, r4
 8003ece:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003ed0:	4322      	orrs	r2, r4
 8003ed2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ed4:	06da      	lsls	r2, r3, #27
 8003ed6:	d506      	bpl.n	8003ee6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ed8:	6801      	ldr	r1, [r0, #0]
 8003eda:	4c1a      	ldr	r4, [pc, #104]	; (8003f44 <UART_AdvFeatureConfig+0xbc>)
 8003edc:	688a      	ldr	r2, [r1, #8]
 8003ede:	4022      	ands	r2, r4
 8003ee0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003ee2:	4322      	orrs	r2, r4
 8003ee4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ee6:	069a      	lsls	r2, r3, #26
 8003ee8:	d506      	bpl.n	8003ef8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003eea:	6801      	ldr	r1, [r0, #0]
 8003eec:	4c16      	ldr	r4, [pc, #88]	; (8003f48 <UART_AdvFeatureConfig+0xc0>)
 8003eee:	688a      	ldr	r2, [r1, #8]
 8003ef0:	4022      	ands	r2, r4
 8003ef2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003ef4:	4322      	orrs	r2, r4
 8003ef6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ef8:	065a      	lsls	r2, r3, #25
 8003efa:	d50a      	bpl.n	8003f12 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003efc:	6801      	ldr	r1, [r0, #0]
 8003efe:	4d13      	ldr	r5, [pc, #76]	; (8003f4c <UART_AdvFeatureConfig+0xc4>)
 8003f00:	684a      	ldr	r2, [r1, #4]
 8003f02:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003f04:	402a      	ands	r2, r5
 8003f06:	4322      	orrs	r2, r4
 8003f08:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f0a:	2280      	movs	r2, #128	; 0x80
 8003f0c:	0352      	lsls	r2, r2, #13
 8003f0e:	4294      	cmp	r4, r2
 8003f10:	d009      	beq.n	8003f26 <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f12:	061b      	lsls	r3, r3, #24
 8003f14:	d506      	bpl.n	8003f24 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f16:	6802      	ldr	r2, [r0, #0]
 8003f18:	490d      	ldr	r1, [pc, #52]	; (8003f50 <UART_AdvFeatureConfig+0xc8>)
 8003f1a:	6853      	ldr	r3, [r2, #4]
 8003f1c:	400b      	ands	r3, r1
 8003f1e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003f20:	430b      	orrs	r3, r1
 8003f22:	6053      	str	r3, [r2, #4]
  }
}
 8003f24:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f26:	684a      	ldr	r2, [r1, #4]
 8003f28:	4c0a      	ldr	r4, [pc, #40]	; (8003f54 <UART_AdvFeatureConfig+0xcc>)
 8003f2a:	4022      	ands	r2, r4
 8003f2c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003f2e:	4322      	orrs	r2, r4
 8003f30:	604a      	str	r2, [r1, #4]
 8003f32:	e7ee      	b.n	8003f12 <UART_AdvFeatureConfig+0x8a>
 8003f34:	fffdffff 	.word	0xfffdffff
 8003f38:	fffeffff 	.word	0xfffeffff
 8003f3c:	fffbffff 	.word	0xfffbffff
 8003f40:	ffff7fff 	.word	0xffff7fff
 8003f44:	ffffefff 	.word	0xffffefff
 8003f48:	ffffdfff 	.word	0xffffdfff
 8003f4c:	ffefffff 	.word	0xffefffff
 8003f50:	fff7ffff 	.word	0xfff7ffff
 8003f54:	ff9fffff 	.word	0xff9fffff

08003f58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f58:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f5a:	2384      	movs	r3, #132	; 0x84
 8003f5c:	2200      	movs	r2, #0
{
 8003f5e:	46c6      	mov	lr, r8
 8003f60:	0004      	movs	r4, r0
 8003f62:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f64:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f66:	f7fe fda7 	bl	8002ab8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f6a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003f6c:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	0712      	lsls	r2, r2, #28
 8003f72:	d410      	bmi.n	8003f96 <UART_CheckIdleState+0x3e>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	0752      	lsls	r2, r2, #29
 8003f78:	d43c      	bmi.n	8003ff4 <UART_CheckIdleState+0x9c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f7a:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8003f7c:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8003f7e:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f80:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f82:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8003f84:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f86:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f88:	6663      	str	r3, [r4, #100]	; 0x64
      __HAL_UNLOCK(huart);
 8003f8a:	2378      	movs	r3, #120	; 0x78
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	54e2      	strb	r2, [r4, r3]
}
 8003f90:	bc80      	pop	{r7}
 8003f92:	46b8      	mov	r8, r7
 8003f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f96:	69da      	ldr	r2, [r3, #28]
 8003f98:	0292      	lsls	r2, r2, #10
 8003f9a:	d4eb      	bmi.n	8003f74 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9c:	2680      	movs	r6, #128	; 0x80
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f9e:	2308      	movs	r3, #8
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fa0:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fa2:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fa4:	04b6      	lsls	r6, r6, #18
 8003fa6:	e010      	b.n	8003fca <UART_CheckIdleState+0x72>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4217      	tst	r7, r2
 8003fae:	d009      	beq.n	8003fc4 <UART_CheckIdleState+0x6c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fb0:	4641      	mov	r1, r8
 8003fb2:	69da      	ldr	r2, [r3, #28]
 8003fb4:	4211      	tst	r1, r2
 8003fb6:	d158      	bne.n	800406a <UART_CheckIdleState+0x112>
           /* Process Unlocked */
           __HAL_UNLOCK(huart);

           return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fb8:	2280      	movs	r2, #128	; 0x80
 8003fba:	69d9      	ldr	r1, [r3, #28]
 8003fbc:	0112      	lsls	r2, r2, #4
 8003fbe:	4211      	tst	r1, r2
 8003fc0:	d000      	beq.n	8003fc4 <UART_CheckIdleState+0x6c>
 8003fc2:	e083      	b.n	80040cc <UART_CheckIdleState+0x174>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fc4:	69da      	ldr	r2, [r3, #28]
 8003fc6:	0292      	lsls	r2, r2, #10
 8003fc8:	d4d4      	bmi.n	8003f74 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fca:	f7fe fd75 	bl	8002ab8 <HAL_GetTick>
 8003fce:	1b40      	subs	r0, r0, r5
 8003fd0:	42b0      	cmp	r0, r6
 8003fd2:	d3e9      	bcc.n	8003fa8 <UART_CheckIdleState+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fd4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd8:	2301      	movs	r3, #1
 8003fda:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fde:	2080      	movs	r0, #128	; 0x80
 8003fe0:	6822      	ldr	r2, [r4, #0]
 8003fe2:	6813      	ldr	r3, [r2, #0]
 8003fe4:	4383      	bics	r3, r0
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003fec:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8003fee:	387d      	subs	r0, #125	; 0x7d
      huart->gState = HAL_UART_STATE_READY;
 8003ff0:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8003ff2:	e7ca      	b.n	8003f8a <UART_CheckIdleState+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	025b      	lsls	r3, r3, #9
 8003ff8:	d4bf      	bmi.n	8003f7a <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ffa:	2680      	movs	r6, #128	; 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ffc:	2308      	movs	r3, #8
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ffe:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004000:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004002:	04b6      	lsls	r6, r6, #18
 8004004:	e011      	b.n	800402a <UART_CheckIdleState+0xd2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004006:	6823      	ldr	r3, [r4, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	4217      	tst	r7, r2
 800400c:	d00a      	beq.n	8004024 <UART_CheckIdleState+0xcc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800400e:	4641      	mov	r1, r8
 8004010:	69da      	ldr	r2, [r3, #28]
 8004012:	4211      	tst	r1, r2
 8004014:	d000      	beq.n	8004018 <UART_CheckIdleState+0xc0>
 8004016:	e089      	b.n	800412c <UART_CheckIdleState+0x1d4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004018:	2280      	movs	r2, #128	; 0x80
 800401a:	69d9      	ldr	r1, [r3, #28]
 800401c:	0112      	lsls	r2, r2, #4
 800401e:	4211      	tst	r1, r2
 8004020:	d000      	beq.n	8004024 <UART_CheckIdleState+0xcc>
 8004022:	e0b4      	b.n	800418e <UART_CheckIdleState+0x236>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	025b      	lsls	r3, r3, #9
 8004028:	d4a7      	bmi.n	8003f7a <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800402a:	f7fe fd45 	bl	8002ab8 <HAL_GetTick>
 800402e:	1b40      	subs	r0, r0, r5
 8004030:	42b0      	cmp	r0, r6
 8004032:	d3e8      	bcc.n	8004006 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004034:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004038:	2201      	movs	r2, #1
 800403a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800403e:	6821      	ldr	r1, [r4, #0]
 8004040:	4d6b      	ldr	r5, [pc, #428]	; (80041f0 <UART_CheckIdleState+0x298>)
 8004042:	680b      	ldr	r3, [r1, #0]
 8004044:	402b      	ands	r3, r5
 8004046:	600b      	str	r3, [r1, #0]
 8004048:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800404c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004050:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004054:	6821      	ldr	r1, [r4, #0]
 8004056:	688b      	ldr	r3, [r1, #8]
 8004058:	4393      	bics	r3, r2
 800405a:	608b      	str	r3, [r1, #8]
 800405c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004060:	2380      	movs	r3, #128	; 0x80
 8004062:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8004064:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8004066:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004068:	e78f      	b.n	8003f8a <UART_CheckIdleState+0x32>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800406a:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800406c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004070:	2201      	movs	r2, #1
 8004072:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004076:	6821      	ldr	r1, [r4, #0]
 8004078:	4d5d      	ldr	r5, [pc, #372]	; (80041f0 <UART_CheckIdleState+0x298>)
 800407a:	680b      	ldr	r3, [r1, #0]
 800407c:	402b      	ands	r3, r5
 800407e:	600b      	str	r3, [r1, #0]
 8004080:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004084:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004088:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408c:	6821      	ldr	r1, [r4, #0]
 800408e:	688b      	ldr	r3, [r1, #8]
 8004090:	4393      	bics	r3, r2
 8004092:	608b      	str	r3, [r1, #8]
 8004094:	f380 8810 	msr	PRIMASK, r0

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004098:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800409a:	2b01      	cmp	r3, #1
 800409c:	d10a      	bne.n	80040b4 <UART_CheckIdleState+0x15c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800409e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a2:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040a6:	2010      	movs	r0, #16
 80040a8:	6822      	ldr	r2, [r4, #0]
 80040aa:	6813      	ldr	r3, [r2, #0]
 80040ac:	4383      	bics	r3, r0
 80040ae:	6013      	str	r3, [r2, #0]
 80040b0:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040b4:	2380      	movs	r3, #128	; 0x80
 80040b6:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040b8:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80040ba:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040bc:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040be:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c0:	6623      	str	r3, [r4, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040c2:	66a3      	str	r3, [r4, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040c4:	50a1      	str	r1, [r4, r2]
           __HAL_UNLOCK(huart);
 80040c6:	3a0c      	subs	r2, #12
 80040c8:	54a3      	strb	r3, [r4, r2]
           return HAL_ERROR;
 80040ca:	e783      	b.n	8003fd4 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040cc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040ce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d2:	2201      	movs	r2, #1
 80040d4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040d8:	6821      	ldr	r1, [r4, #0]
 80040da:	4d45      	ldr	r5, [pc, #276]	; (80041f0 <UART_CheckIdleState+0x298>)
 80040dc:	680b      	ldr	r3, [r1, #0]
 80040de:	402b      	ands	r3, r5
 80040e0:	600b      	str	r3, [r1, #0]
 80040e2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040e6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ea:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ee:	6821      	ldr	r1, [r4, #0]
 80040f0:	688b      	ldr	r3, [r1, #8]
 80040f2:	4393      	bics	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
 80040f6:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040fa:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d10a      	bne.n	8004116 <UART_CheckIdleState+0x1be>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004100:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004104:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004108:	2010      	movs	r0, #16
 800410a:	6822      	ldr	r2, [r4, #0]
 800410c:	6813      	ldr	r3, [r2, #0]
 800410e:	4383      	bics	r3, r0
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004116:	2220      	movs	r2, #32
 8004118:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800411a:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800411c:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800411e:	2300      	movs	r3, #0
 8004120:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004122:	66a3      	str	r3, [r4, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004124:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004126:	3258      	adds	r2, #88	; 0x58
 8004128:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 800412a:	e753      	b.n	8003fd4 <UART_CheckIdleState+0x7c>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800412c:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800412e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004132:	2201      	movs	r2, #1
 8004134:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004138:	6821      	ldr	r1, [r4, #0]
 800413a:	4d2d      	ldr	r5, [pc, #180]	; (80041f0 <UART_CheckIdleState+0x298>)
 800413c:	680b      	ldr	r3, [r1, #0]
 800413e:	402b      	ands	r3, r5
 8004140:	600b      	str	r3, [r1, #0]
 8004142:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004146:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800414a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800414e:	6821      	ldr	r1, [r4, #0]
 8004150:	688b      	ldr	r3, [r1, #8]
 8004152:	4393      	bics	r3, r2
 8004154:	608b      	str	r3, [r1, #8]
 8004156:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800415a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800415c:	2b01      	cmp	r3, #1
 800415e:	d10a      	bne.n	8004176 <UART_CheckIdleState+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004160:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004164:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004168:	2010      	movs	r0, #16
 800416a:	6822      	ldr	r2, [r4, #0]
 800416c:	6813      	ldr	r3, [r2, #0]
 800416e:	4383      	bics	r3, r0
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004176:	2380      	movs	r3, #128	; 0x80
 8004178:	2220      	movs	r2, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800417a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800417c:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800417e:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004180:	3264      	adds	r2, #100	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004182:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 8004184:	66a3      	str	r3, [r4, #104]	; 0x68
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004186:	50a1      	str	r1, [r4, r2]
           __HAL_UNLOCK(huart);
 8004188:	3a0c      	subs	r2, #12
 800418a:	54a3      	strb	r3, [r4, r2]
           return HAL_ERROR;
 800418c:	e752      	b.n	8004034 <UART_CheckIdleState+0xdc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800418e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004190:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004194:	2201      	movs	r2, #1
 8004196:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800419a:	6821      	ldr	r1, [r4, #0]
 800419c:	4d14      	ldr	r5, [pc, #80]	; (80041f0 <UART_CheckIdleState+0x298>)
 800419e:	680b      	ldr	r3, [r1, #0]
 80041a0:	402b      	ands	r3, r5
 80041a2:	600b      	str	r3, [r1, #0]
 80041a4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ac:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041b0:	6821      	ldr	r1, [r4, #0]
 80041b2:	688b      	ldr	r3, [r1, #8]
 80041b4:	4393      	bics	r3, r2
 80041b6:	608b      	str	r3, [r1, #8]
 80041b8:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041bc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d10a      	bne.n	80041d8 <UART_CheckIdleState+0x280>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c6:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ca:	2010      	movs	r0, #16
 80041cc:	6822      	ldr	r2, [r4, #0]
 80041ce:	6813      	ldr	r3, [r2, #0]
 80041d0:	4383      	bics	r3, r0
 80041d2:	6013      	str	r3, [r2, #0]
 80041d4:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80041d8:	2220      	movs	r2, #32
 80041da:	2380      	movs	r3, #128	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041dc:	2184      	movs	r1, #132	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80041de:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e0:	2300      	movs	r3, #0
 80041e2:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxISR = NULL;
 80041e4:	66a3      	str	r3, [r4, #104]	; 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041e6:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 80041e8:	3258      	adds	r2, #88	; 0x58
 80041ea:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 80041ec:	e722      	b.n	8004034 <UART_CheckIdleState+0xdc>
 80041ee:	46c0      	nop			; (mov r8, r8)
 80041f0:	fffffedf 	.word	0xfffffedf

080041f4 <HAL_UART_Init>:
{
 80041f4:	b570      	push	{r4, r5, r6, lr}
 80041f6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80041f8:	d100      	bne.n	80041fc <HAL_UART_Init+0x8>
 80041fa:	e076      	b.n	80042ea <HAL_UART_Init+0xf6>
  if (huart->gState == HAL_UART_STATE_RESET)
 80041fc:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d067      	beq.n	80042d2 <HAL_UART_Init+0xde>
  huart->gState = HAL_UART_STATE_BUSY;
 8004202:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004204:	2101      	movs	r1, #1
 8004206:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004208:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800420a:	6813      	ldr	r3, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800420c:	6925      	ldr	r5, [r4, #16]
  __HAL_UART_DISABLE(huart);
 800420e:	438b      	bics	r3, r1
 8004210:	6013      	str	r3, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004212:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004214:	6810      	ldr	r0, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004216:	432b      	orrs	r3, r5
 8004218:	6965      	ldr	r5, [r4, #20]
 800421a:	69e1      	ldr	r1, [r4, #28]
 800421c:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800421e:	4d49      	ldr	r5, [pc, #292]	; (8004344 <HAL_UART_Init+0x150>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004220:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004222:	4028      	ands	r0, r5
 8004224:	4303      	orrs	r3, r0
 8004226:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004228:	6853      	ldr	r3, [r2, #4]
 800422a:	4847      	ldr	r0, [pc, #284]	; (8004348 <HAL_UART_Init+0x154>)
  tmpreg |= huart->Init.OneBitSampling;
 800422c:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800422e:	4003      	ands	r3, r0
 8004230:	68e0      	ldr	r0, [r4, #12]
 8004232:	4303      	orrs	r3, r0
 8004234:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004236:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004238:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800423a:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800423c:	4d43      	ldr	r5, [pc, #268]	; (800434c <HAL_UART_Init+0x158>)
 800423e:	4028      	ands	r0, r5
 8004240:	4303      	orrs	r3, r0
 8004242:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004244:	4b42      	ldr	r3, [pc, #264]	; (8004350 <HAL_UART_Init+0x15c>)
 8004246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004248:	2303      	movs	r3, #3
 800424a:	4013      	ands	r3, r2
 800424c:	3b01      	subs	r3, #1
 800424e:	2b02      	cmp	r3, #2
 8004250:	d91f      	bls.n	8004292 <HAL_UART_Init+0x9e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004252:	2380      	movs	r3, #128	; 0x80
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	4299      	cmp	r1, r3
 8004258:	d100      	bne.n	800425c <HAL_UART_Init+0x68>
 800425a:	e070      	b.n	800433e <HAL_UART_Init+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 800425c:	f7ff fa3e 	bl	80036dc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004260:	2800      	cmp	r0, #0
 8004262:	d124      	bne.n	80042ae <HAL_UART_Init+0xba>
  huart->RxISR = NULL;
 8004264:	2300      	movs	r3, #0
 8004266:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8004268:	66e3      	str	r3, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800426a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800426c:	2b00      	cmp	r3, #0
 800426e:	d135      	bne.n	80042dc <HAL_UART_Init+0xe8>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004270:	6823      	ldr	r3, [r4, #0]
 8004272:	4938      	ldr	r1, [pc, #224]	; (8004354 <HAL_UART_Init+0x160>)
 8004274:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004276:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004278:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800427a:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800427c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	438a      	bics	r2, r1
 8004282:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	3929      	subs	r1, #41	; 0x29
 8004288:	430a      	orrs	r2, r1
 800428a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800428c:	f7ff fe64 	bl	8003f58 <UART_CheckIdleState>
 8004290:	e01b      	b.n	80042ca <HAL_UART_Init+0xd6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004292:	2080      	movs	r0, #128	; 0x80
 8004294:	4a30      	ldr	r2, [pc, #192]	; (8004358 <HAL_UART_Init+0x164>)
 8004296:	0200      	lsls	r0, r0, #8
 8004298:	5cd3      	ldrb	r3, [r2, r3]
 800429a:	4281      	cmp	r1, r0
 800429c:	d027      	beq.n	80042ee <HAL_UART_Init+0xfa>
    switch (clocksource)
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d044      	beq.n	800432c <HAL_UART_Init+0x138>
 80042a2:	d813      	bhi.n	80042cc <HAL_UART_Init+0xd8>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d0d9      	beq.n	800425c <HAL_UART_Init+0x68>
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d10a      	bne.n	80042c2 <HAL_UART_Init+0xce>
        pclk = (uint32_t) HSI_VALUE;
 80042ac:	482b      	ldr	r0, [pc, #172]	; (800435c <HAL_UART_Init+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80042ae:	6861      	ldr	r1, [r4, #4]
 80042b0:	084b      	lsrs	r3, r1, #1
 80042b2:	1818      	adds	r0, r3, r0
 80042b4:	f7fb ff28 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042b8:	0002      	movs	r2, r0
 80042ba:	4b29      	ldr	r3, [pc, #164]	; (8004360 <HAL_UART_Init+0x16c>)
 80042bc:	3a10      	subs	r2, #16
 80042be:	429a      	cmp	r2, r3
 80042c0:	d910      	bls.n	80042e4 <HAL_UART_Init+0xf0>
  huart->RxISR = NULL;
 80042c2:	2300      	movs	r3, #0
    return HAL_ERROR;
 80042c4:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80042c6:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 80042c8:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80042ca:	bd70      	pop	{r4, r5, r6, pc}
    switch (clocksource)
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	d0ee      	beq.n	80042ae <HAL_UART_Init+0xba>
 80042d0:	e7f7      	b.n	80042c2 <HAL_UART_Init+0xce>
    huart->Lock = HAL_UNLOCKED;
 80042d2:	2278      	movs	r2, #120	; 0x78
 80042d4:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 80042d6:	f7fe f9d5 	bl	8002684 <HAL_UART_MspInit>
 80042da:	e792      	b.n	8004202 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 80042dc:	0020      	movs	r0, r4
 80042de:	f7ff fdd3 	bl	8003e88 <UART_AdvFeatureConfig>
 80042e2:	e7c5      	b.n	8004270 <HAL_UART_Init+0x7c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	60d8      	str	r0, [r3, #12]
  return ret;
 80042e8:	e7bc      	b.n	8004264 <HAL_UART_Init+0x70>
    return HAL_ERROR;
 80042ea:	2001      	movs	r0, #1
 80042ec:	e7ed      	b.n	80042ca <HAL_UART_Init+0xd6>
    switch (clocksource)
 80042ee:	2b04      	cmp	r3, #4
 80042f0:	d01f      	beq.n	8004332 <HAL_UART_Init+0x13e>
 80042f2:	d816      	bhi.n	8004322 <HAL_UART_Init+0x12e>
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d022      	beq.n	800433e <HAL_UART_Init+0x14a>
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d1e2      	bne.n	80042c2 <HAL_UART_Init+0xce>
 80042fc:	4b19      	ldr	r3, [pc, #100]	; (8004364 <HAL_UART_Init+0x170>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042fe:	6861      	ldr	r1, [r4, #4]
 8004300:	0848      	lsrs	r0, r1, #1
 8004302:	18c0      	adds	r0, r0, r3
 8004304:	f7fb ff00 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004308:	0002      	movs	r2, r0
 800430a:	4b15      	ldr	r3, [pc, #84]	; (8004360 <HAL_UART_Init+0x16c>)
 800430c:	3a10      	subs	r2, #16
 800430e:	429a      	cmp	r2, r3
 8004310:	d8d7      	bhi.n	80042c2 <HAL_UART_Init+0xce>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004312:	4b15      	ldr	r3, [pc, #84]	; (8004368 <HAL_UART_Init+0x174>)
        huart->Instance->BRR = brrtemp;
 8004314:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004316:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004318:	0700      	lsls	r0, r0, #28
 800431a:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800431c:	4303      	orrs	r3, r0
 800431e:	60d3      	str	r3, [r2, #12]
  return ret;
 8004320:	e7a0      	b.n	8004264 <HAL_UART_Init+0x70>
    switch (clocksource)
 8004322:	2b08      	cmp	r3, #8
 8004324:	d1cd      	bne.n	80042c2 <HAL_UART_Init+0xce>
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	025b      	lsls	r3, r3, #9
 800432a:	e7e8      	b.n	80042fe <HAL_UART_Init+0x10a>
        pclk = HAL_RCC_GetSysClockFreq();
 800432c:	f7ff f9a6 	bl	800367c <HAL_RCC_GetSysClockFreq>
        break;
 8004330:	e796      	b.n	8004260 <HAL_UART_Init+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004332:	f7ff f9a3 	bl	800367c <HAL_RCC_GetSysClockFreq>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004336:	0043      	lsls	r3, r0, #1
    if (pclk != 0U)
 8004338:	2800      	cmp	r0, #0
 800433a:	d1e0      	bne.n	80042fe <HAL_UART_Init+0x10a>
 800433c:	e792      	b.n	8004264 <HAL_UART_Init+0x70>
        pclk = HAL_RCC_GetPCLK1Freq();
 800433e:	f7ff f9cd 	bl	80036dc <HAL_RCC_GetPCLK1Freq>
        break;
 8004342:	e7f8      	b.n	8004336 <HAL_UART_Init+0x142>
 8004344:	ffff69f3 	.word	0xffff69f3
 8004348:	ffffcfff 	.word	0xffffcfff
 800434c:	fffff4ff 	.word	0xfffff4ff
 8004350:	40021000 	.word	0x40021000
 8004354:	ffffb7ff 	.word	0xffffb7ff
 8004358:	08006024 	.word	0x08006024
 800435c:	007a1200 	.word	0x007a1200
 8004360:	0000ffef 	.word	0x0000ffef
 8004364:	00f42400 	.word	0x00f42400
 8004368:	0000fff0 	.word	0x0000fff0

0800436c <VBS_GetAvBusVoltage_V>:
  * @brief  It return latest averaged Vbus measurement expressed in Volt format
  * @param  pHandle related Handle of BusVoltageSensor_Handle_t
  * @retval uint16_t Latest averaged Vbus measurement in Volt format
  */
__weak uint16_t VBS_GetAvBusVoltage_V(const BusVoltageSensor_Handle_t *pHandle)
{
 800436c:	0003      	movs	r3, r0
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 800436e:	88c0      	ldrh	r0, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8004370:	885b      	ldrh	r3, [r3, #2]
 8004372:	4358      	muls	r0, r3
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
 8004374:	0c00      	lsrs	r0, r0, #16
}
 8004376:	4770      	bx	lr

08004378 <BADC_Init>:
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8004378:	2104      	movs	r1, #4
/*
  * @brief  Initializes ADC1, DMA and NVIC for three bemf voltages reading
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
__weak void BADC_Init( Bemf_ADC_Handle_t *pHandle)
{
 800437a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800437c:	46c6      	mov	lr, r8
 800437e:	4a54      	ldr	r2, [pc, #336]	; (80044d0 <BADC_Init+0x158>)
 8004380:	b500      	push	{lr}
 8004382:	6853      	ldr	r3, [r2, #4]
 8004384:	0004      	movs	r4, r0
 8004386:	438b      	bics	r3, r1
 8004388:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800438a:	6011      	str	r1, [r2, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800438c:	6853      	ldr	r3, [r2, #4]
 800438e:	3104      	adds	r1, #4
 8004390:	438b      	bics	r3, r1
 8004392:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8004394:	6011      	str	r1, [r2, #0]
  MODIFY_REG(ADCx->CR,
 8004396:	6891      	ldr	r1, [r2, #8]
 8004398:	4b4e      	ldr	r3, [pc, #312]	; (80044d4 <BADC_Init+0x15c>)
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 800439a:	2010      	movs	r0, #16
  MODIFY_REG(ADCx->CR,
 800439c:	4019      	ands	r1, r3
 800439e:	3318      	adds	r3, #24
 80043a0:	430b      	orrs	r3, r1
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 80043a2:	2502      	movs	r5, #2
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80043a4:	2104      	movs	r1, #4
  MODIFY_REG(ADCx->CR,
 80043a6:	6093      	str	r3, [r2, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80043a8:	6893      	ldr	r3, [r2, #8]

    /* ADC Calibration */
    LL_ADC_StartCalibration( ADC1 );
    while ((LL_ADC_IsCalibrationOnGoing(ADC1) == SET) ||
           (LL_ADC_REG_IsConversionOngoing(ADC1) == SET) ||
           (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	dbfc      	blt.n	80043a8 <BADC_Init+0x30>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80043ae:	6893      	ldr	r3, [r2, #8]
    while ((LL_ADC_IsCalibrationOnGoing(ADC1) == SET) ||
 80043b0:	4219      	tst	r1, r3
 80043b2:	d1f9      	bne.n	80043a8 <BADC_Init+0x30>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 80043b4:	6893      	ldr	r3, [r2, #8]
           (LL_ADC_REG_IsConversionOngoing(ADC1) == SET) ||
 80043b6:	4218      	tst	r0, r3
 80043b8:	d1f6      	bne.n	80043a8 <BADC_Init+0x30>
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 80043ba:	6893      	ldr	r3, [r2, #8]
           (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 80043bc:	421d      	tst	r5, r3
 80043be:	d1f3      	bne.n	80043a8 <BADC_Init+0x30>
  MODIFY_REG(ADCx->CR,
 80043c0:	6893      	ldr	r3, [r2, #8]
 80043c2:	4944      	ldr	r1, [pc, #272]	; (80044d4 <BADC_Init+0x15c>)
 80043c4:	400b      	ands	r3, r1
 80043c6:	2101      	movs	r1, #1
 80043c8:	430b      	orrs	r3, r1
 80043ca:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80043cc:	6953      	ldr	r3, [r2, #20]
 80043ce:	3106      	adds	r1, #6
 80043d0:	438b      	bics	r3, r1
 80043d2:	6153      	str	r3, [r2, #20]

    /* Enables the ADC peripheral */
    LL_ADC_Enable( ADC1 );
    LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_1CYCLE_5);  
    /* Wait ADC Ready */
    while ( LL_ADC_IsActiveFlag_ADRDY( ADC1 ) == RESET )
 80043d4:	2201      	movs	r2, #1
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80043d6:	493e      	ldr	r1, [pc, #248]	; (80044d0 <BADC_Init+0x158>)
 80043d8:	680b      	ldr	r3, [r1, #0]
 80043da:	421a      	tst	r2, r3
 80043dc:	d0fc      	beq.n	80043d8 <BADC_Init+0x60>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80043de:	0023      	movs	r3, r4
 80043e0:	493d      	ldr	r1, [pc, #244]	; (80044d8 <BADC_Init+0x160>)
 80043e2:	3352      	adds	r3, #82	; 0x52
 80043e4:	60cb      	str	r3, [r1, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80043e6:	4b3d      	ldr	r3, [pc, #244]	; (80044dc <BADC_Init+0x164>)
 80043e8:	608b      	str	r3, [r1, #8]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80043ea:	684b      	ldr	r3, [r1, #4]
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	041b      	lsls	r3, r3, #16
 80043f0:	4313      	orrs	r3, r2
 80043f2:	604b      	str	r3, [r1, #4]
    LL_DMA_SetMemoryAddress( DMA1, LL_DMA_CHANNEL_1, ( uint32_t )pHandle->ADC1_DMA_converted );
    LL_DMA_SetPeriphAddress( DMA1, LL_DMA_CHANNEL_1, ( uint32_t )&ADC1->DR );
    LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_1, 1 );
    
    /* We allow ADC usage for regular conversion on Systick*/
    pHandle->ADCRegularLocked=false;
 80043f4:	2200      	movs	r2, #0
 80043f6:	2350      	movs	r3, #80	; 0x50
 80043f8:	54e2      	strb	r2, [r4, r3]
	
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 80043fa:	7862      	ldrb	r2, [r4, #1]
 80043fc:	8ae3      	ldrh	r3, [r4, #22]
    reliable speed */
    hMinReliableElSpeedUnit /= 4U;

    /* Adjustment factor: maximum measurable speed is x time greater than the
    maximum reliable speed */
    hMaxReliableElSpeedUnit *= 2U;
 80043fe:	8aa6      	ldrh	r6, [r4, #20]
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 8004400:	4353      	muls	r3, r2
    hMaxReliableElSpeedUnit *= 2U;
 8004402:	4356      	muls	r6, r2

    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8004404:	22d2      	movs	r2, #210	; 0xd2
 8004406:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
    hMaxReliableElSpeedUnit *= 2U;
 8004408:	0076      	lsls	r6, r6, #1
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 800440a:	0c3d      	lsrs	r5, r7, #16
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 800440c:	b29b      	uxth	r3, r3
    hMaxReliableElSpeedUnit *= 2U;
 800440e:	b2b6      	uxth	r6, r6
    pHandle->OvfFreq = (uint16_t)(pHandle->TIMClockFreq / 65536U);
 8004410:	52a5      	strh	r5, [r4, r2]

    /* SW Init */
    if (0U == hMinReliableElSpeedUnit)
 8004412:	2b03      	cmp	r3, #3
 8004414:	d959      	bls.n	80044ca <BADC_Init+0x152>
    else
    {
      /* Set accordingly the min reliable speed */
      /* 1000 comes from mS
      * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
      pHandle->BemfTimeout = (1000U * (uint16_t)SPEED_UNIT) / (6U * hMinReliableElSpeedUnit);
 8004416:	089b      	lsrs	r3, r3, #2
 8004418:	0059      	lsls	r1, r3, #1
 800441a:	18c9      	adds	r1, r1, r3
 800441c:	4830      	ldr	r0, [pc, #192]	; (80044e0 <BADC_Init+0x168>)
 800441e:	0049      	lsls	r1, r1, #1
 8004420:	f7fb fe72 	bl	8000108 <__udivsi3>
 8004424:	b282      	uxth	r2, r0
 8004426:	23d0      	movs	r3, #208	; 0xd0
    }

    /* Align MaxPeriod and MinPeriod to a multiple of Overflow.*/
    pHandle->MaxPeriod = (pHandle->BemfTimeout * pHandle->OvfFreq) / 1000U * 65536UL;
 8004428:	21fa      	movs	r1, #250	; 0xfa
 800442a:	52e2      	strh	r2, [r4, r3]
 800442c:	4368      	muls	r0, r5
 800442e:	0089      	lsls	r1, r1, #2
 8004430:	f7fb fe6a 	bl	8000108 <__udivsi3>
 8004434:	23c8      	movs	r3, #200	; 0xc8
 8004436:	0405      	lsls	r5, r0, #16
 8004438:	50e5      	str	r5, [r4, r3]

    MinBemfTime = ((1000U * (uint16_t)SPEED_UNIT) << 8) / (6U * hMaxReliableElSpeedUnit);
    pHandle->MinPeriod = ((MinBemfTime * pHandle->OvfFreq) >> 8) / 1000U * 65536UL;
	
    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 800443a:	3b08      	subs	r3, #8

    pHandle->PseudoPeriodConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 800443c:	2106      	movs	r1, #6
 800443e:	0038      	movs	r0, r7
    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8004440:	52e6      	strh	r6, [r4, r3]
    pHandle->PseudoPeriodConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8004442:	f7fb fe61 	bl	8000108 <__udivsi3>
 8004446:	8b63      	ldrh	r3, [r4, #26]
 8004448:	0007      	movs	r7, r0
 800444a:	0019      	movs	r1, r3
 800444c:	4698      	mov	r8, r3
 800444e:	f7fb fe5b 	bl	8000108 <__udivsi3>
 8004452:	22c4      	movs	r2, #196	; 0xc4
                              * pHandle->_Super.DPPConvFactor;
 8004454:	69e3      	ldr	r3, [r4, #28]
 8004456:	4343      	muls	r3, r0

    if (0U == hMaxReliableElSpeedUnit)
    {
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 8004458:	00b8      	lsls	r0, r7, #2
 800445a:	19c0      	adds	r0, r0, r7
    pHandle->PseudoPeriodConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 800445c:	50a3      	str	r3, [r4, r2]
      pHandle->MinPeriod = ((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL));
 800445e:	0040      	lsls	r0, r0, #1
    if (0U == hMaxReliableElSpeedUnit)
 8004460:	2e00      	cmp	r6, #0
 8004462:	d002      	beq.n	800446a <BADC_Init+0xf2>
    }
    else
    {
      pHandle->MinPeriod = (((uint32_t)SPEED_UNIT * (pHandle->TIMClockFreq / 6UL)) / hMaxReliableElSpeedUnit);
 8004464:	0031      	movs	r1, r6
 8004466:	f7fb fe4f 	bl	8000108 <__udivsi3>
 800446a:	23cc      	movs	r3, #204	; 0xcc
 800446c:	50e0      	str	r0, [r4, r3]
    }
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 800446e:	330a      	adds	r3, #10
 8004470:	5ce0      	ldrb	r0, [r4, r3]
 8004472:	4643      	mov	r3, r8
 8004474:	4343      	muls	r3, r0
 8004476:	0018      	movs	r0, r3
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8004478:	2348      	movs	r3, #72	; 0x48
 800447a:	5ae1      	ldrh	r1, [r4, r3]
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 800447c:	f7fb fece 	bl	800021c <__divsi3>
 8004480:	23d4      	movs	r3, #212	; 0xd4
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8004482:	3801      	subs	r0, #1
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8004484:	52e0      	strh	r0, [r4, r3]

    pHandle->pSensing_Params = &(pHandle->Pwm_OFF);
 8004486:	0023      	movs	r3, r4
 8004488:	332e      	adds	r3, #46	; 0x2e
 800448a:	6363      	str	r3, [r4, #52]	; 0x34
    pHandle->IsOnSensingEnabled = false;
 800448c:	223a      	movs	r2, #58	; 0x3a
 800448e:	2300      	movs	r3, #0
 8004490:	54a3      	strb	r3, [r4, r2]
    pHandle->ElPeriodSum = 0;
    pHandle->ZcEvents = 0;
 8004492:	3a14      	subs	r2, #20
    pHandle->ElPeriodSum = 0;
 8004494:	6563      	str	r3, [r4, #84]	; 0x54
    pHandle->ZcEvents = 0;
 8004496:	54a3      	strb	r3, [r4, r2]
    pHandle->DemagCounterThreshold  = pHandle->DemagParams.DemagMinimumThreshold;	
 8004498:	33f6      	adds	r3, #246	; 0xf6
 800449a:	5ae2      	ldrh	r2, [r4, r3]
 800449c:	3b08      	subs	r3, #8
 800449e:	52e2      	strh	r2, [r4, r3]
    
    /* Erase speed buffer */
    bSpeedBufferSize = pHandle->SpeedBufferSize;
 80044a0:	0022      	movs	r2, r4
 80044a2:	3ba4      	subs	r3, #164	; 0xa4
 80044a4:	5ce1      	ldrb	r1, [r4, r3]
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 80044a6:	326c      	adds	r2, #108	; 0x6c
 80044a8:	2300      	movs	r3, #0
 80044aa:	2900      	cmp	r1, #0
 80044ac:	d004      	beq.n	80044b8 <BADC_Init+0x140>
 80044ae:	3301      	adds	r3, #1
 80044b0:	b2db      	uxtb	r3, r3
    {
      pHandle->SpeedBufferDpp[bIndex]  = (int32_t)pHandle->MaxPeriod;
 80044b2:	c220      	stmia	r2!, {r5}
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 80044b4:	4299      	cmp	r1, r3
 80044b6:	d1fa      	bne.n	80044ae <BADC_Init+0x136>
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80044b8:	2101      	movs	r1, #1
    }
    LL_TIM_EnableCounter(pHandle->pParams_str->LfTim);
 80044ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	6813      	ldr	r3, [r2, #0]
 80044c0:	430b      	orrs	r3, r1
 80044c2:	6013      	str	r3, [r2, #0]
  }
}
 80044c4:	bc80      	pop	{r7}
 80044c6:	46b8      	mov	r8, r7
 80044c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044ca:	2096      	movs	r0, #150	; 0x96
      pHandle->BemfTimeout = 150U;
 80044cc:	2296      	movs	r2, #150	; 0x96
 80044ce:	e7aa      	b.n	8004426 <BADC_Init+0xae>
 80044d0:	40012400 	.word	0x40012400
 80044d4:	7fffffe8 	.word	0x7fffffe8
 80044d8:	40020008 	.word	0x40020008
 80044dc:	40012440 	.word	0x40012440
 80044e0:	00002710 	.word	0x00002710

080044e4 <BADC_Clear>:
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80044e4:	2102      	movs	r1, #2
 80044e6:	4a13      	ldr	r2, [pc, #76]	; (8004534 <BADC_Clear+0x50>)
/*
  * @brief  Resets the ADC status
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
__weak void BADC_Clear( Bemf_ADC_Handle_t *pHandle )
{
 80044e8:	b510      	push	{r4, lr}
 80044ea:	6813      	ldr	r3, [r2, #0]
  MODIFY_REG(ADCx->CR,
 80044ec:	4c12      	ldr	r4, [pc, #72]	; (8004538 <BADC_Clear+0x54>)
 80044ee:	438b      	bics	r3, r1
 80044f0:	6013      	str	r3, [r2, #0]
 80044f2:	4b12      	ldr	r3, [pc, #72]	; (800453c <BADC_Clear+0x58>)
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	4022      	ands	r2, r4
 80044f8:	2410      	movs	r4, #16
 80044fa:	4322      	orrs	r2, r4
 80044fc:	609a      	str	r2, [r3, #8]
  LL_DMA_DisableIT_TC( DMA1, LL_DMA_CHANNEL_1 );

  LL_ADC_REG_StopConversion( ADC1 );

  /* Disable ADC DMA request*/
  ADC1->CFGR1 &= ~ADC_CFGR1_DMAEN;
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	3c0f      	subs	r4, #15
 8004502:	43a2      	bics	r2, r4
 8004504:	60da      	str	r2, [r3, #12]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8004506:	4a0e      	ldr	r2, [pc, #56]	; (8004540 <BADC_Clear+0x5c>)
 8004508:	6051      	str	r1, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800450a:	2204      	movs	r2, #4
 800450c:	601a      	str	r2, [r3, #0]

  /* Clear EOC */
  LL_ADC_ClearFlag_EOC( ADC1 );

 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 800450e:	2300      	movs	r3, #0
 8004510:	324c      	adds	r2, #76	; 0x4c
 8004512:	5483      	strb	r3, [r0, r2]
  pHandle->ZcEvents = 0;
 8004514:	3a2a      	subs	r2, #42	; 0x2a
 8004516:	5483      	strb	r3, [r0, r2]
  pHandle->ElPeriodSum = 0;

  /* Acceleration measurement not implemented.*/
  pHandle->_Super.hMecAccelUnitP = 0;
 8004518:	2200      	movs	r2, #0
  pHandle->BufferFilled = 0U;
 800451a:	3167      	adds	r1, #103	; 0x67
  pHandle->ElPeriodSum = 0;
 800451c:	6543      	str	r3, [r0, #84]	; 0x54
  pHandle->_Super.hMecAccelUnitP = 0;
 800451e:	8243      	strh	r3, [r0, #18]
  pHandle->BufferFilled = 0U;
 8004520:	5442      	strb	r2, [r0, r1]
  pHandle->CompSpeed = 0;
 8004522:	3155      	adds	r1, #85	; 0x55
 8004524:	5243      	strh	r3, [r0, r1]

  /* Initialize speed buffer index */
  pHandle->SpeedFIFOIdx = 0U;
 8004526:	3906      	subs	r1, #6
 8004528:	5243      	strh	r3, [r0, r1]
  pHandle->_Super.hElAngle  = 0;
  
  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
 800452a:	7002      	strb	r2, [r0, #0]
  pHandle->IsLoopClosed=false;
  pHandle->IsAlgorithmConverged = false;
 800452c:	2264      	movs	r2, #100	; 0x64
  pHandle->_Super.hElAngle  = 0;
 800452e:	8083      	strh	r3, [r0, #4]
  pHandle->IsAlgorithmConverged = false;
 8004530:	5283      	strh	r3, [r0, r2]
}
 8004532:	bd10      	pop	{r4, pc}
 8004534:	40020008 	.word	0x40020008
 8004538:	7fffffe8 	.word	0x7fffffe8
 800453c:	40012400 	.word	0x40012400
 8004540:	40020000 	.word	0x40020000

08004544 <BADC_Start>:
 * @param  step: current step of the six-step sequence
 */
__weak void BADC_Start(Bemf_ADC_Handle_t *pHandle, uint8_t step)
{

  pHandle->ADCRegularLocked=true;
 8004544:	2201      	movs	r2, #1
 8004546:	2350      	movs	r3, #80	; 0x50
{
 8004548:	b5f0      	push	{r4, r5, r6, r7, lr}
  MODIFY_REG(ADCx->CR,
 800454a:	2610      	movs	r6, #16
 800454c:	2702      	movs	r7, #2
  pHandle->ADCRegularLocked=true;
 800454e:	54c2      	strb	r2, [r0, r3]
 8004550:	4b3e      	ldr	r3, [pc, #248]	; (800464c <BADC_Start+0x108>)
 8004552:	4c3f      	ldr	r4, [pc, #252]	; (8004650 <BADC_Start+0x10c>)
 8004554:	689d      	ldr	r5, [r3, #8]
 8004556:	4025      	ands	r5, r4
 8004558:	4335      	orrs	r5, r6
 800455a:	609d      	str	r5, [r3, #8]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 800455c:	68dd      	ldr	r5, [r3, #12]
 800455e:	3e0d      	subs	r6, #13
 8004560:	4335      	orrs	r5, r6
 8004562:	60dd      	str	r5, [r3, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8004564:	4d3b      	ldr	r5, [pc, #236]	; (8004654 <BADC_Start+0x110>)
 8004566:	682e      	ldr	r6, [r5, #0]
 8004568:	4316      	orrs	r6, r2
 800456a:	602e      	str	r6, [r5, #0]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 800456c:	4e3a      	ldr	r6, [pc, #232]	; (8004658 <BADC_Start+0x114>)
 800456e:	6077      	str	r7, [r6, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8004570:	682e      	ldr	r6, [r5, #0]
 8004572:	433e      	orrs	r6, r7
 8004574:	602e      	str	r6, [r5, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8004576:	68de      	ldr	r6, [r3, #12]
 8004578:	4d38      	ldr	r5, [pc, #224]	; (800465c <BADC_Start+0x118>)
 800457a:	402e      	ands	r6, r5
 800457c:	2580      	movs	r5, #128	; 0x80
 800457e:	00ed      	lsls	r5, r5, #3
 8004580:	4335      	orrs	r5, r6
 8004582:	60dd      	str	r5, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 8004584:	68de      	ldr	r6, [r3, #12]
 8004586:	4d36      	ldr	r5, [pc, #216]	; (8004660 <BADC_Start+0x11c>)
 8004588:	402e      	ands	r6, r5
 800458a:	2580      	movs	r5, #128	; 0x80
 800458c:	012d      	lsls	r5, r5, #4
 800458e:	4335      	orrs	r5, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8004590:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 8004592:	60dd      	str	r5, [r3, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8004594:	695d      	ldr	r5, [r3, #20]
 8004596:	43b5      	bics	r5, r6
 8004598:	615d      	str	r5, [r3, #20]

/* enable ADC source trigger */
  LL_ADC_REG_SetTriggerSource (ADC1, LL_ADC_REG_TRIG_EXT_TIM1_TRGO);
  LL_ADC_REG_SetTriggerEdge (ADC1, LL_ADC_REG_TRIG_EXT_FALLING);
  LL_ADC_SetSamplingTimeCommonChannels (ADC1,  LL_ADC_SAMPLINGTIME_1CYCLE_5 );
  switch (step)
 800459a:	2905      	cmp	r1, #5
 800459c:	d822      	bhi.n	80045e4 <BADC_Start+0xa0>
 800459e:	408a      	lsls	r2, r1
 80045a0:	2124      	movs	r1, #36	; 0x24
 80045a2:	4211      	tst	r1, r2
 80045a4:	d140      	bne.n	8004628 <BADC_Start+0xe4>
 80045a6:	3912      	subs	r1, #18
 80045a8:	4211      	tst	r1, r2
 80045aa:	d123      	bne.n	80045f4 <BADC_Start+0xb0>
 80045ac:	3909      	subs	r1, #9
 80045ae:	4211      	tst	r1, r2
 80045b0:	d018      	beq.n	80045e4 <BADC_Start+0xa0>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80045b2:	689a      	ldr	r2, [r3, #8]
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  * @param  Phase: Floating phase for bemf acquisition
  */
void BADC_SelectAdcChannel(Bemf_ADC_Handle_t * pHandle, uint8_t Phase)
{
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 80045b4:	0752      	lsls	r2, r2, #29
 80045b6:	d50b      	bpl.n	80045d0 <BADC_Start+0x8c>
  MODIFY_REG(ADCx->CR,
 80045b8:	2110      	movs	r1, #16
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80045ba:	2504      	movs	r5, #4
  MODIFY_REG(ADCx->CR,
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	4022      	ands	r2, r4
 80045c0:	430a      	orrs	r2, r1
 80045c2:	609a      	str	r2, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 80045c4:	689a      	ldr	r2, [r3, #8]
  {
    LL_ADC_REG_StopConversion(ADC1);
    while(LL_ADC_REG_IsStopConversionOngoing(ADC1));
 80045c6:	4211      	tst	r1, r2
 80045c8:	d1fc      	bne.n	80045c4 <BADC_Start+0x80>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80045ca:	689a      	ldr	r2, [r3, #8]
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 80045cc:	4215      	tst	r5, r2
 80045ce:	d1f5      	bne.n	80045bc <BADC_Start+0x78>
  }
	/* Sampling time configuration */

	/* Regular sequence configuration */
  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[Phase]));
 80045d0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80045d2:	69da      	ldr	r2, [r3, #28]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	019b      	lsls	r3, r3, #6
 80045d8:	4093      	lsls	r3, r2
 80045da:	4a1c      	ldr	r2, [pc, #112]	; (800464c <BADC_Start+0x108>)
 80045dc:	0b5b      	lsrs	r3, r3, #13
 80045de:	6293      	str	r3, [r2, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80045e0:	2304      	movs	r3, #4
 80045e2:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->CR,
 80045e4:	4a19      	ldr	r2, [pc, #100]	; (800464c <BADC_Start+0x108>)
 80045e6:	491a      	ldr	r1, [pc, #104]	; (8004650 <BADC_Start+0x10c>)
 80045e8:	6893      	ldr	r3, [r2, #8]
 80045ea:	400b      	ands	r3, r1
 80045ec:	2104      	movs	r1, #4
 80045ee:	430b      	orrs	r3, r1
 80045f0:	6093      	str	r3, [r2, #8]
}
 80045f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80045f4:	689a      	ldr	r2, [r3, #8]
  MODIFY_REG(ADCx->CR,
 80045f6:	2110      	movs	r1, #16
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80045f8:	2504      	movs	r5, #4
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 80045fa:	0752      	lsls	r2, r2, #29
 80045fc:	d509      	bpl.n	8004612 <BADC_Start+0xce>
  MODIFY_REG(ADCx->CR,
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	4022      	ands	r2, r4
 8004602:	430a      	orrs	r2, r1
 8004604:	609a      	str	r2, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 8004606:	689a      	ldr	r2, [r3, #8]
    while(LL_ADC_REG_IsStopConversionOngoing(ADC1));
 8004608:	4211      	tst	r1, r2
 800460a:	d1fc      	bne.n	8004606 <BADC_Start+0xc2>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 800460c:	689a      	ldr	r2, [r3, #8]
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 800460e:	4215      	tst	r5, r2
 8004610:	d1f5      	bne.n	80045fe <BADC_Start+0xba>
  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[Phase]));
 8004612:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004614:	699a      	ldr	r2, [r3, #24]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004616:	2380      	movs	r3, #128	; 0x80
 8004618:	019b      	lsls	r3, r3, #6
 800461a:	4093      	lsls	r3, r2
 800461c:	4a0b      	ldr	r2, [pc, #44]	; (800464c <BADC_Start+0x108>)
 800461e:	0b5b      	lsrs	r3, r3, #13
 8004620:	6293      	str	r3, [r2, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004622:	2304      	movs	r3, #4
 8004624:	6013      	str	r3, [r2, #0]

  LL_ADC_ClearFlag_EOC(ADC1);
}
 8004626:	e7dd      	b.n	80045e4 <BADC_Start+0xa0>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8004628:	689a      	ldr	r2, [r3, #8]
  MODIFY_REG(ADCx->CR,
 800462a:	2110      	movs	r1, #16
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 800462c:	2504      	movs	r5, #4
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 800462e:	0752      	lsls	r2, r2, #29
 8004630:	d509      	bpl.n	8004646 <BADC_Start+0x102>
  MODIFY_REG(ADCx->CR,
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	4022      	ands	r2, r4
 8004636:	430a      	orrs	r2, r1
 8004638:	609a      	str	r2, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 800463a:	689a      	ldr	r2, [r3, #8]
    while(LL_ADC_REG_IsStopConversionOngoing(ADC1));
 800463c:	4211      	tst	r1, r2
 800463e:	d1fc      	bne.n	800463a <BADC_Start+0xf6>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8004640:	689a      	ldr	r2, [r3, #8]
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 8004642:	4215      	tst	r5, r2
 8004644:	d1f5      	bne.n	8004632 <BADC_Start+0xee>
  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[Phase]));
 8004646:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004648:	695a      	ldr	r2, [r3, #20]
 800464a:	e7e4      	b.n	8004616 <BADC_Start+0xd2>
 800464c:	40012400 	.word	0x40012400
 8004650:	7fffffe8 	.word	0x7fffffe8
 8004654:	40020008 	.word	0x40020008
 8004658:	40020000 	.word	0x40020000
 800465c:	fffff23f 	.word	0xfffff23f
 8004660:	fffff3ff 	.word	0xfffff3ff

08004664 <BADC_Stop>:
  MODIFY_REG(ADCx->CR,
 8004664:	4a06      	ldr	r2, [pc, #24]	; (8004680 <BADC_Stop+0x1c>)
 8004666:	4907      	ldr	r1, [pc, #28]	; (8004684 <BADC_Stop+0x20>)
 8004668:	6893      	ldr	r3, [r2, #8]
 800466a:	400b      	ands	r3, r1
 800466c:	2110      	movs	r1, #16
 800466e:	430b      	orrs	r3, r1
 8004670:	6093      	str	r3, [r2, #8]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8004672:	4b05      	ldr	r3, [pc, #20]	; (8004688 <BADC_Stop+0x24>)
 8004674:	390e      	subs	r1, #14
 8004676:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004678:	2304      	movs	r3, #4
 800467a:	6013      	str	r3, [r2, #0]
}
 800467c:	4770      	bx	lr
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	40012400 	.word	0x40012400
 8004684:	7fffffe8 	.word	0x7fffffe8
 8004688:	40020000 	.word	0x40020000

0800468c <BADC_SpeedMeasureOn>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800468c:	2202      	movs	r2, #2
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800468e:	2101      	movs	r1, #1
  LL_TIM_ClearFlag_UPDATE(pHandle->pParams_str->LfTim);
 8004690:	6c43      	ldr	r3, [r0, #68]	; 0x44
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004692:	4252      	negs	r2, r2
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	430a      	orrs	r2, r1
 800469c:	60da      	str	r2, [r3, #12]
}
 800469e:	4770      	bx	lr

080046a0 <BADC_SpeedMeasureOff>:
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80046a0:	2101      	movs	r1, #1
  LL_TIM_DisableIT_UPDATE(pHandle->pParams_str->LfTim);
 80046a2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	68d3      	ldr	r3, [r2, #12]
 80046a8:	438b      	bics	r3, r1
 80046aa:	60d3      	str	r3, [r2, #12]
}
 80046ac:	4770      	bx	lr
 80046ae:	46c0      	nop			; (mov r8, r8)

080046b0 <BADC_SetSamplingPoint>:
{
 80046b0:	b510      	push	{r4, lr}
  if ((pHandleSTC->ModeDefault == MCM_SPEED_MODE) && (pHandle->DriveMode == VM))
 80046b2:	2428      	movs	r4, #40	; 0x28
 80046b4:	5d12      	ldrb	r2, [r2, r4]
{
 80046b6:	0003      	movs	r3, r0
 80046b8:	0008      	movs	r0, r1
  if ((pHandleSTC->ModeDefault == MCM_SPEED_MODE) && (pHandle->DriveMode == VM))
 80046ba:	2a03      	cmp	r2, #3
 80046bc:	d011      	beq.n	80046e2 <BADC_SetSamplingPoint+0x32>
      pHandle->IsOnSensingEnabled=false;
 80046be:	223a      	movs	r2, #58	; 0x3a
 80046c0:	2100      	movs	r1, #0
 80046c2:	5499      	strb	r1, [r3, r2]
      pHandle->pSensing_Params = &(pHandle->Pwm_OFF);
 80046c4:	001a      	movs	r2, r3
 80046c6:	322e      	adds	r2, #46	; 0x2e
 80046c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (true == pHandle->pParams_str->gpio_divider_available)  LL_GPIO_ResetOutputPin( pHandle->pParams_str->bemf_divider_port, pHandle->pParams_str->bemf_divider_pin );
 80046ca:	2420      	movs	r4, #32
 80046cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ce:	5d1c      	ldrb	r4, [r3, r4]
 80046d0:	2c00      	cmp	r4, #0
 80046d2:	d002      	beq.n	80046da <BADC_SetSamplingPoint+0x2a>
 80046d4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80046d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80046d8:	628b      	str	r3, [r1, #40]	; 0x28
  PWMC_SetADCTriggerChannel( pHandlePWMC, pHandle->pSensing_Params->SamplingPoint);
 80046da:	8891      	ldrh	r1, [r2, #4]
 80046dc:	f000 faf2 	bl	8004cc4 <PWMC_SetADCTriggerChannel>
}
 80046e0:	bd10      	pop	{r4, pc}
  if ((pHandleSTC->ModeDefault == MCM_SPEED_MODE) && (pHandle->DriveMode == VM))
 80046e2:	3265      	adds	r2, #101	; 0x65
 80046e4:	5c9a      	ldrb	r2, [r3, r2]
 80046e6:	2a00      	cmp	r2, #0
 80046e8:	d1e9      	bne.n	80046be <BADC_SetSamplingPoint+0xe>
    if (!(pHandle->IsOnSensingEnabled) && (pHandlePWMC->CntPh > pHandle->OnSensingEnThres))
 80046ea:	323a      	adds	r2, #58	; 0x3a
 80046ec:	5c99      	ldrb	r1, [r3, r2]
 80046ee:	2900      	cmp	r1, #0
 80046f0:	d005      	beq.n	80046fe <BADC_SetSamplingPoint+0x4e>
    else if ((pHandle->IsOnSensingEnabled) && (pHandlePWMC->CntPh < pHandle->OnSensingDisThres))
 80046f2:	8b81      	ldrh	r1, [r0, #28]
 80046f4:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80046f6:	4291      	cmp	r1, r2
 80046f8:	d3e1      	bcc.n	80046be <BADC_SetSamplingPoint+0xe>
  PWMC_SetADCTriggerChannel( pHandlePWMC, pHandle->pSensing_Params->SamplingPoint);
 80046fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046fc:	e7e5      	b.n	80046ca <BADC_SetSamplingPoint+0x1a>
    if (!(pHandle->IsOnSensingEnabled) && (pHandlePWMC->CntPh > pHandle->OnSensingEnThres))
 80046fe:	8b84      	ldrh	r4, [r0, #28]
 8004700:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
 8004702:	428c      	cmp	r4, r1
 8004704:	d9f9      	bls.n	80046fa <BADC_SetSamplingPoint+0x4a>
      pHandle->IsOnSensingEnabled=true;
 8004706:	2101      	movs	r1, #1
 8004708:	5499      	strb	r1, [r3, r2]
      pHandle->pSensing_Params = &(pHandle->Pwm_ON);
 800470a:	001a      	movs	r2, r3
 800470c:	3228      	adds	r2, #40	; 0x28
 800470e:	635a      	str	r2, [r3, #52]	; 0x34
 8004710:	e7db      	b.n	80046ca <BADC_SetSamplingPoint+0x1a>
 8004712:	46c0      	nop			; (mov r8, r8)

08004714 <BADC_IsZcDetected>:
{
 8004714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pHandle->DemagCounter++;
 8004716:	22ec      	movs	r2, #236	; 0xec
  uint16_t AdcValue = pHandle->ADC1_DMA_converted[0];
 8004718:	2352      	movs	r3, #82	; 0x52
 800471a:	5ac5      	ldrh	r5, [r0, r3]
  pHandle->DemagCounter++;
 800471c:	5a83      	ldrh	r3, [r0, r2]
 800471e:	3301      	adds	r3, #1
 8004720:	b29b      	uxth	r3, r3
 8004722:	5283      	strh	r3, [r0, r2]
  if ( pHandle->DemagCounter > pHandle->DemagCounterThreshold)
 8004724:	3202      	adds	r2, #2
 8004726:	5a82      	ldrh	r2, [r0, r2]
 8004728:	429a      	cmp	r2, r3
 800472a:	d20b      	bcs.n	8004744 <BADC_IsZcDetected+0x30>
    if (pHandle->ZcDetected == false)
 800472c:	2366      	movs	r3, #102	; 0x66
 800472e:	5cc4      	ldrb	r4, [r0, r3]
 8004730:	2c00      	cmp	r4, #0
 8004732:	d107      	bne.n	8004744 <BADC_IsZcDetected+0x30>
      switch(pHandlePWMC->Step)
 8004734:	3b39      	subs	r3, #57	; 0x39
 8004736:	5cca      	ldrb	r2, [r1, r3]
 8004738:	2a05      	cmp	r2, #5
 800473a:	d804      	bhi.n	8004746 <BADC_IsZcDetected+0x32>
 800473c:	4949      	ldr	r1, [pc, #292]	; (8004864 <BADC_IsZcDetected+0x150>)
 800473e:	0093      	lsls	r3, r2, #2
 8004740:	58cb      	ldr	r3, [r1, r3]
 8004742:	469f      	mov	pc, r3
  bool ZcDetection = false;
 8004744:	2400      	movs	r4, #0
}
 8004746:	0020      	movs	r0, r4
 8004748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(pHandle->Direction == 1)
 800474a:	235a      	movs	r3, #90	; 0x5a
        pHandle->BemfLastValues[1] = AdcValue;
 800474c:	8445      	strh	r5, [r0, #34]	; 0x22
        if(pHandle->Direction == 1)
 800474e:	56c3      	ldrsb	r3, [r0, r3]
          if (AdcValue < pHandle->pSensing_Params->AdcThresholdDown)
 8004750:	6b41      	ldr	r1, [r0, #52]	; 0x34
        if(pHandle->Direction == 1)
 8004752:	2b01      	cmp	r3, #1
 8004754:	d064      	beq.n	8004820 <BADC_IsZcDetected+0x10c>
          if (AdcValue > pHandle->pSensing_Params->AdcThresholdUp)
 8004756:	8849      	ldrh	r1, [r1, #2]
 8004758:	42a9      	cmp	r1, r5
 800475a:	d2f3      	bcs.n	8004744 <BADC_IsZcDetected+0x30>
 800475c:	4c42      	ldr	r4, [pc, #264]	; (8004868 <BADC_IsZcDetected+0x154>)
        pHandle->MeasuredElAngle += (S16_60_PHASE_SHIFT/2) - (int16_t)((uint32_t)(pHandle->Zc2CommDelay * S16_60_PHASE_SHIFT)>>9);
 800475e:	2140      	movs	r1, #64	; 0x40
 8004760:	5a45      	ldrh	r5, [r0, r1]
 8004762:	4941      	ldr	r1, [pc, #260]	; (8004868 <BADC_IsZcDetected+0x154>)
 8004764:	4369      	muls	r1, r5
 8004766:	0a49      	lsrs	r1, r1, #9
 8004768:	1a61      	subs	r1, r4, r1
 800476a:	24bc      	movs	r4, #188	; 0xbc
 800476c:	5301      	strh	r1, [r0, r4]
        if (pHandle->ZcEvents > pHandle->StartUpConsistThreshold) 
 800476e:	2126      	movs	r1, #38	; 0x26
 8004770:	3c5a      	subs	r4, #90	; 0x5a
 8004772:	5c41      	ldrb	r1, [r0, r1]
 8004774:	5d04      	ldrb	r4, [r0, r4]
 8004776:	428c      	cmp	r4, r1
 8004778:	d36e      	bcc.n	8004858 <BADC_IsZcDetected+0x144>
        if (true == pHandle->IsAlgorithmConverged)
 800477a:	2464      	movs	r4, #100	; 0x64
 800477c:	5d04      	ldrb	r4, [r0, r4]
        pHandle->ZcDetected = true;
 800477e:	2766      	movs	r7, #102	; 0x66
 8004780:	2601      	movs	r6, #1
        pHandle->ZcEvents++;
 8004782:	3101      	adds	r1, #1
        pHandle->ZcDetected = true;
 8004784:	55c6      	strb	r6, [r0, r7]
        pHandle->ZcEvents++;
 8004786:	3f40      	subs	r7, #64	; 0x40
 8004788:	55c1      	strb	r1, [r0, r7]
        switch(pHandlePWMC->Step)
 800478a:	2a05      	cmp	r2, #5
 800478c:	d85c      	bhi.n	8004848 <BADC_IsZcDetected+0x134>
 800478e:	212a      	movs	r1, #42	; 0x2a
 8004790:	40d1      	lsrs	r1, r2
 8004792:	420e      	tst	r6, r1
 8004794:	d058      	beq.n	8004848 <BADC_IsZcDetected+0x134>
            pHandle->ZC_Counter_Up = LL_TIM_GetCounter(pHandle->pParams_str->LfTim);
 8004796:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004798:	6816      	ldr	r6, [r2, #0]
  return (uint32_t)(READ_REG(TIMx->CNT));
 800479a:	6a77      	ldr	r7, [r6, #36]	; 0x24
          if(pHandle->Direction == 1)
 800479c:	2b01      	cmp	r3, #1
 800479e:	d058      	beq.n	8004852 <BADC_IsZcDetected+0x13e>
            pHandle->ZC_Counter_Down = LL_TIM_GetCounter(pHandle->pParams_str->LfTim);
 80047a0:	22e0      	movs	r2, #224	; 0xe0
 80047a2:	5087      	str	r7, [r0, r2]
            pHandle->ZC_Counter_Last = pHandle->ZC_Counter_Up;
 80047a4:	22e4      	movs	r2, #228	; 0xe4
 80047a6:	5087      	str	r7, [r0, r2]
        if (true == pHandle->IsAlgorithmConverged)
 80047a8:	2c00      	cmp	r4, #0
 80047aa:	d04b      	beq.n	8004844 <BADC_IsZcDetected+0x130>
          uint32_t tempReg = (uint32_t )(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * (pHandle->AvrElSpeedDpp * pHandle->Direction)));		  
 80047ac:	3a30      	subs	r2, #48	; 0x30
 80047ae:	5882      	ldr	r2, [r0, r2]
 80047b0:	215c      	movs	r1, #92	; 0x5c
 80047b2:	3201      	adds	r2, #1
 80047b4:	4694      	mov	ip, r2
 80047b6:	5e41      	ldrsh	r1, [r0, r1]
 80047b8:	4359      	muls	r1, r3
 80047ba:	4663      	mov	r3, ip
 80047bc:	4359      	muls	r1, r3
 80047be:	23c4      	movs	r3, #196	; 0xc4
 80047c0:	58c0      	ldr	r0, [r0, r3]
 80047c2:	f7fb fca1 	bl	8000108 <__udivsi3>
          LL_TIM_SetAutoReload(pHandle->pParams_str->LfTim,pHandle->ZC_Counter_Last + (((uint32_t)((pHandle->Zc2CommDelay) * tempReg)) >> 9) );
 80047c6:	4345      	muls	r5, r0
 80047c8:	0a6d      	lsrs	r5, r5, #9
 80047ca:	19ed      	adds	r5, r5, r7
  WRITE_REG(TIMx->ARR, AutoReload);
 80047cc:	62f5      	str	r5, [r6, #44]	; 0x2c
}
 80047ce:	e7ba      	b.n	8004746 <BADC_IsZcDetected+0x32>
        if(pHandle->Direction == 1)
 80047d0:	235a      	movs	r3, #90	; 0x5a
        pHandle->BemfLastValues[0] = AdcValue;
 80047d2:	8405      	strh	r5, [r0, #32]
        if(pHandle->Direction == 1)
 80047d4:	56c3      	ldrsb	r3, [r0, r3]
          if (AdcValue > pHandle->pSensing_Params->AdcThresholdUp)
 80047d6:	6b41      	ldr	r1, [r0, #52]	; 0x34
        if(pHandle->Direction == 1)
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d015      	beq.n	8004808 <BADC_IsZcDetected+0xf4>
          if (AdcValue < pHandle->pSensing_Params->AdcThresholdDown)
 80047dc:	8809      	ldrh	r1, [r1, #0]
 80047de:	42a9      	cmp	r1, r5
 80047e0:	d9b0      	bls.n	8004744 <BADC_IsZcDetected+0x30>
 80047e2:	4c22      	ldr	r4, [pc, #136]	; (800486c <BADC_IsZcDetected+0x158>)
 80047e4:	e7bb      	b.n	800475e <BADC_IsZcDetected+0x4a>
        if(pHandle->Direction == 1)
 80047e6:	235a      	movs	r3, #90	; 0x5a
        pHandle->BemfLastValues[2] = AdcValue;
 80047e8:	8485      	strh	r5, [r0, #36]	; 0x24
        if(pHandle->Direction == 1)
 80047ea:	56c3      	ldrsb	r3, [r0, r3]
          if (AdcValue < pHandle->pSensing_Params->AdcThresholdDown)
 80047ec:	6b41      	ldr	r1, [r0, #52]	; 0x34
        if(pHandle->Direction == 1)
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d022      	beq.n	8004838 <BADC_IsZcDetected+0x124>
          if (AdcValue > pHandle->pSensing_Params->AdcThresholdUp)
 80047f2:	8849      	ldrh	r1, [r1, #2]
 80047f4:	42a9      	cmp	r1, r5
 80047f6:	d2a5      	bcs.n	8004744 <BADC_IsZcDetected+0x30>
 80047f8:	4c1d      	ldr	r4, [pc, #116]	; (8004870 <BADC_IsZcDetected+0x15c>)
 80047fa:	e7b0      	b.n	800475e <BADC_IsZcDetected+0x4a>
        if(pHandle->Direction == 1)
 80047fc:	235a      	movs	r3, #90	; 0x5a
        pHandle->BemfLastValues[0] = AdcValue;
 80047fe:	8405      	strh	r5, [r0, #32]
        if(pHandle->Direction == 1)
 8004800:	56c3      	ldrsb	r3, [r0, r3]
          if (AdcValue < pHandle->pSensing_Params->AdcThresholdDown)
 8004802:	6b41      	ldr	r1, [r0, #52]	; 0x34
        if(pHandle->Direction == 1)
 8004804:	2b01      	cmp	r3, #1
 8004806:	d0e9      	beq.n	80047dc <BADC_IsZcDetected+0xc8>
          if (AdcValue > pHandle->pSensing_Params->AdcThresholdUp)
 8004808:	8849      	ldrh	r1, [r1, #2]
 800480a:	42a9      	cmp	r1, r5
 800480c:	d300      	bcc.n	8004810 <BADC_IsZcDetected+0xfc>
 800480e:	e799      	b.n	8004744 <BADC_IsZcDetected+0x30>
 8004810:	4c18      	ldr	r4, [pc, #96]	; (8004874 <BADC_IsZcDetected+0x160>)
 8004812:	e7a4      	b.n	800475e <BADC_IsZcDetected+0x4a>
        if(pHandle->Direction == 1)
 8004814:	235a      	movs	r3, #90	; 0x5a
        pHandle->BemfLastValues[1] = AdcValue;
 8004816:	8445      	strh	r5, [r0, #34]	; 0x22
        if(pHandle->Direction == 1)
 8004818:	56c3      	ldrsb	r3, [r0, r3]
          if (AdcValue > pHandle->pSensing_Params->AdcThresholdUp)
 800481a:	6b41      	ldr	r1, [r0, #52]	; 0x34
        if(pHandle->Direction == 1)
 800481c:	2b01      	cmp	r3, #1
 800481e:	d09a      	beq.n	8004756 <BADC_IsZcDetected+0x42>
          if (AdcValue < pHandle->pSensing_Params->AdcThresholdDown)
 8004820:	8809      	ldrh	r1, [r1, #0]
 8004822:	42a9      	cmp	r1, r5
 8004824:	d800      	bhi.n	8004828 <BADC_IsZcDetected+0x114>
 8004826:	e78d      	b.n	8004744 <BADC_IsZcDetected+0x30>
 8004828:	4c13      	ldr	r4, [pc, #76]	; (8004878 <BADC_IsZcDetected+0x164>)
 800482a:	e798      	b.n	800475e <BADC_IsZcDetected+0x4a>
        if(pHandle->Direction == 1)
 800482c:	235a      	movs	r3, #90	; 0x5a
        pHandle->BemfLastValues[2] = AdcValue;            
 800482e:	8485      	strh	r5, [r0, #36]	; 0x24
        if(pHandle->Direction == 1)
 8004830:	56c3      	ldrsb	r3, [r0, r3]
          if (AdcValue > pHandle->pSensing_Params->AdcThresholdUp)
 8004832:	6b41      	ldr	r1, [r0, #52]	; 0x34
        if(pHandle->Direction == 1)
 8004834:	2b01      	cmp	r3, #1
 8004836:	d0dc      	beq.n	80047f2 <BADC_IsZcDetected+0xde>
          if (AdcValue < pHandle->pSensing_Params->AdcThresholdDown)
 8004838:	8809      	ldrh	r1, [r1, #0]
 800483a:	42a9      	cmp	r1, r5
 800483c:	d800      	bhi.n	8004840 <BADC_IsZcDetected+0x12c>
 800483e:	e781      	b.n	8004744 <BADC_IsZcDetected+0x30>
 8004840:	2400      	movs	r4, #0
 8004842:	e78c      	b.n	800475e <BADC_IsZcDetected+0x4a>
 8004844:	2401      	movs	r4, #1
 8004846:	e77e      	b.n	8004746 <BADC_IsZcDetected+0x32>
            pHandle->ZC_Counter_Down = LL_TIM_GetCounter(pHandle->pParams_str->LfTim);
 8004848:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800484a:	6816      	ldr	r6, [r2, #0]
  return (uint32_t)(READ_REG(TIMx->CNT));
 800484c:	6a77      	ldr	r7, [r6, #36]	; 0x24
          if(pHandle->Direction == 1)
 800484e:	2b01      	cmp	r3, #1
 8004850:	d0a6      	beq.n	80047a0 <BADC_IsZcDetected+0x8c>
            pHandle->ZC_Counter_Up = LL_TIM_GetCounter(pHandle->pParams_str->LfTim);
 8004852:	22dc      	movs	r2, #220	; 0xdc
 8004854:	5087      	str	r7, [r0, r2]
            pHandle->ZC_Counter_Last = pHandle->ZC_Counter_Up;
 8004856:	e7a5      	b.n	80047a4 <BADC_IsZcDetected+0x90>
          pHandle->IsAlgorithmConverged = true;
 8004858:	2464      	movs	r4, #100	; 0x64
 800485a:	2601      	movs	r6, #1
 800485c:	5506      	strb	r6, [r0, r4]
 800485e:	3c63      	subs	r4, #99	; 0x63
 8004860:	e78d      	b.n	800477e <BADC_IsZcDetected+0x6a>
 8004862:	46c0      	nop			; (mov r8, r8)
 8004864:	08006028 	.word	0x08006028
 8004868:	00002aaa 	.word	0x00002aaa
 800486c:	00005554 	.word	0x00005554
 8004870:	00007fff 	.word	0x00007fff
 8004874:	0000d556 	.word	0x0000d556
 8004878:	0000aaab 	.word	0x0000aaab

0800487c <BADC_CalcAvrgMecSpeedUnit>:
{
 800487c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800487e:	46c6      	mov	lr, r8
  pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8004880:	235c      	movs	r3, #92	; 0x5c
{
 8004882:	b500      	push	{lr}
  pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8004884:	5ec6      	ldrsh	r6, [r0, r3]
{
 8004886:	0004      	movs	r4, r0
 8004888:	000d      	movs	r5, r1
  pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 800488a:	81c6      	strh	r6, [r0, #14]
  if (0 ==  pHandle->AvrElSpeedDpp)
 800488c:	2e00      	cmp	r6, #0
 800488e:	d01b      	beq.n	80048c8 <BADC_CalcAvrgMecSpeedUnit+0x4c>
    if (pHandle->AvrElSpeedDpp != MAX_PSEUDO_SPEED)
 8004890:	4b54      	ldr	r3, [pc, #336]	; (80049e4 <BADC_CalcAvrgMecSpeedUnit+0x168>)
 8004892:	429e      	cmp	r6, r3
 8004894:	d100      	bne.n	8004898 <BADC_CalcAvrgMecSpeedUnit+0x1c>
 8004896:	e0a1      	b.n	80049dc <BADC_CalcAvrgMecSpeedUnit+0x160>
      pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8004898:	23bc      	movs	r3, #188	; 0xbc
 800489a:	5ac0      	ldrh	r0, [r0, r3]
 800489c:	88a3      	ldrh	r3, [r4, #4]
 800489e:	1ac0      	subs	r0, r0, r3
 80048a0:	23ba      	movs	r3, #186	; 0xba
 80048a2:	b200      	sxth	r0, r0
 80048a4:	52e0      	strh	r0, [r4, r3]
      pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 80048a6:	331a      	adds	r3, #26
 80048a8:	5ae1      	ldrh	r1, [r4, r3]
 80048aa:	f7fb fcb7 	bl	800021c <__divsi3>
 80048ae:	23be      	movs	r3, #190	; 0xbe
 80048b0:	52e0      	strh	r0, [r4, r3]
      *pMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 80048b2:	8b63      	ldrh	r3, [r4, #26]
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 80048b4:	69e1      	ldr	r1, [r4, #28]
      *pMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 80048b6:	4373      	muls	r3, r6
                       * (int32_t)SPEED_UNIT )
 80048b8:	0098      	lsls	r0, r3, #2
 80048ba:	18c0      	adds	r0, r0, r3
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 80048bc:	7863      	ldrb	r3, [r4, #1]
                       * (int32_t)SPEED_UNIT )
 80048be:	0040      	lsls	r0, r0, #1
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );
 80048c0:	4359      	muls	r1, r3
 80048c2:	f7fb fcab 	bl	800021c <__divsi3>
      *pMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 80048c6:	b206      	sxth	r6, r0
  bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 80048c8:	0029      	movs	r1, r5
    *pMecSpeedUnit = 0;
 80048ca:	802e      	strh	r6, [r5, #0]
  bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 80048cc:	0020      	movs	r0, r4
 80048ce:	f001 f823 	bl	8005918 <SPD_IsMecSpeedReliable>
  pHandle->_Super.hAvrMecSpeedUnit = *pMecSpeedUnit;
 80048d2:	2200      	movs	r2, #0
 80048d4:	5eab      	ldrsh	r3, [r5, r2]
void BADC_CalcAvrgElSpeedDpp( Bemf_ADC_Handle_t * pHandle )
{
  uint32_t wCaptBuf;
  
  /* used to validate the average speed measurement */
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 80048d6:	214a      	movs	r1, #74	; 0x4a
  pHandle->_Super.hAvrMecSpeedUnit = *pMecSpeedUnit;
 80048d8:	81a3      	strh	r3, [r4, #12]
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 80048da:	2369      	movs	r3, #105	; 0x69
 80048dc:	5c65      	ldrb	r5, [r4, r1]
 80048de:	5ce2      	ldrb	r2, [r4, r3]
  bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 80048e0:	0006      	movs	r6, r0
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 80048e2:	42aa      	cmp	r2, r5
 80048e4:	d203      	bcs.n	80048ee <BADC_CalcAvrgMecSpeedUnit+0x72>
  {
    pHandle->BufferFilled++;
 80048e6:	5ce2      	ldrb	r2, [r4, r3]
 80048e8:	3201      	adds	r2, #1
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	54e2      	strb	r2, [r4, r3]
  }
  else
  {
    /* Nothing to do */
  }
  if (false == pHandle->IsLoopClosed)
 80048ee:	2365      	movs	r3, #101	; 0x65
 80048f0:	5ce7      	ldrb	r7, [r4, r3]
 80048f2:	2f00      	cmp	r7, #0
 80048f4:	d105      	bne.n	8004902 <BADC_CalcAvrgMecSpeedUnit+0x86>
  {   
    if (pHandle->VirtualElSpeedDpp == 0) pHandle->Counter_Period = 0xFFFF;
 80048f6:	3b07      	subs	r3, #7
 80048f8:	5ee3      	ldrsh	r3, [r4, r3]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d147      	bne.n	800498e <BADC_CalcAvrgMecSpeedUnit+0x112>
 80048fe:	483a      	ldr	r0, [pc, #232]	; (80049e8 <BADC_CalcAvrgMecSpeedUnit+0x16c>)
 8004900:	e004      	b.n	800490c <BADC_CalcAvrgMecSpeedUnit+0x90>
    else pHandle->Counter_Period = ( uint32_t )(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
  }
  else
  {
    pHandle->Counter_Period =  pHandle->ZC_Counter_Last + pHandle->Last_Zc2Comm_Delay;
 8004902:	23e4      	movs	r3, #228	; 0xe4
 8004904:	58e0      	ldr	r0, [r4, r3]
 8004906:	3304      	adds	r3, #4
 8004908:	58e3      	ldr	r3, [r4, r3]
 800490a:	18c0      	adds	r0, r0, r3
 800490c:	23d8      	movs	r3, #216	; 0xd8
 800490e:	50e0      	str	r0, [r4, r3]
    else pHandle->Counter_Period = ( uint32_t )(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 8004910:	3b24      	subs	r3, #36	; 0x24
 8004912:	58e1      	ldr	r1, [r4, r3]
 8004914:	1c4b      	adds	r3, r1, #1
 8004916:	4698      	mov	r8, r3
  }
  wCaptBuf = pHandle->Counter_Period * (pHandle->LowFreqTimerPsc + 1);
 8004918:	4641      	mov	r1, r8
  /* Filtering to fast speed... could be a glitch  ? */
  /* the MAX_PSEUDO_SPEED is temporary in the buffer, and never included in average computation*/
  if (wCaptBuf < pHandle->MinPeriod)
 800491a:	23cc      	movs	r3, #204	; 0xcc
  wCaptBuf = pHandle->Counter_Period * (pHandle->LowFreqTimerPsc + 1);
 800491c:	4341      	muls	r1, r0
  if (wCaptBuf < pHandle->MinPeriod)
 800491e:	58e3      	ldr	r3, [r4, r3]
 8004920:	4299      	cmp	r1, r3
 8004922:	d32c      	bcc.n	800497e <BADC_CalcAvrgMecSpeedUnit+0x102>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8004924:	23b8      	movs	r3, #184	; 0xb8
 8004926:	5ae3      	ldrh	r3, [r4, r3]
 8004928:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800492a:	009a      	lsls	r2, r3, #2
 800492c:	4694      	mov	ip, r2
 800492e:	44a4      	add	ip, r4
 8004930:	4662      	mov	r2, ip
 8004932:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004934:	1a80      	subs	r0, r0, r2
    if (wCaptBuf >= pHandle->MaxPeriod)
 8004936:	22c8      	movs	r2, #200	; 0xc8
 8004938:	58a2      	ldr	r2, [r4, r2]
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 800493a:	6560      	str	r0, [r4, #84]	; 0x54
    if (wCaptBuf >= pHandle->MaxPeriod)
 800493c:	4291      	cmp	r1, r2
 800493e:	d222      	bcs.n	8004986 <BADC_CalcAvrgMecSpeedUnit+0x10a>
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
    }
    else
    {
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] = (int32_t)wCaptBuf ;
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8004940:	225a      	movs	r2, #90	; 0x5a
 8004942:	56a2      	ldrsb	r2, [r4, r2]
 8004944:	434a      	muls	r2, r1
      pHandle->ElPeriodSum += pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx];
 8004946:	1880      	adds	r0, r0, r2
 8004948:	6560      	str	r0, [r4, #84]	; 0x54
 800494a:	4660      	mov	r0, ip
    }
    /* Update pointers to speed buffer */
    pHandle->SpeedFIFOIdx++;
 800494c:	3301      	adds	r3, #1
 800494e:	b29b      	uxth	r3, r3
 8004950:	66c2      	str	r2, [r0, #108]	; 0x6c
    if (pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize)
    {
      pHandle->SpeedFIFOIdx = 0U;
 8004952:	1b5a      	subs	r2, r3, r5
 8004954:	1e50      	subs	r0, r2, #1
 8004956:	4182      	sbcs	r2, r0
 8004958:	4252      	negs	r2, r2
 800495a:	4013      	ands	r3, r2
 800495c:	22b8      	movs	r2, #184	; 0xb8
 800495e:	52a3      	strh	r3, [r4, r2]
    }
    if (((pHandle->BufferFilled < pHandle->SpeedBufferSize) && (wCaptBuf != 0U)) 
 8004960:	2369      	movs	r3, #105	; 0x69
 8004962:	5ce3      	ldrb	r3, [r4, r3]
 8004964:	429d      	cmp	r5, r3
 8004966:	d91f      	bls.n	80049a8 <BADC_CalcAvrgMecSpeedUnit+0x12c>
 8004968:	2900      	cmp	r1, #0
 800496a:	d01d      	beq.n	80049a8 <BADC_CalcAvrgMecSpeedUnit+0x12c>
        || (false == pHandle->IsLoopClosed))
    {
      uint32_t tempReg = (pHandle->PseudoPeriodConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 800496c:	23c4      	movs	r3, #196	; 0xc4
 800496e:	58e0      	ldr	r0, [r4, r3]
 8004970:	f7fb fbca 	bl	8000108 <__udivsi3>
 8004974:	235a      	movs	r3, #90	; 0x5a
      pHandle->AvrElSpeedDpp = (int16_t)tempReg;
 8004976:	225c      	movs	r2, #92	; 0x5c
      uint32_t tempReg = (pHandle->PseudoPeriodConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 8004978:	56e3      	ldrsb	r3, [r4, r3]
 800497a:	4343      	muls	r3, r0
      pHandle->AvrElSpeedDpp = (int16_t)tempReg;
 800497c:	52a3      	strh	r3, [r4, r2]
}
 800497e:	0030      	movs	r0, r6
 8004980:	bc80      	pop	{r7}
 8004982:	46b8      	mov	r8, r7
 8004984:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
 8004986:	205a      	movs	r0, #90	; 0x5a
 8004988:	5620      	ldrsb	r0, [r4, r0]
 800498a:	4342      	muls	r2, r0
 800498c:	e7dd      	b.n	800494a <BADC_CalcAvrgMecSpeedUnit+0xce>
    else pHandle->Counter_Period = ( uint32_t )(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 800498e:	22b4      	movs	r2, #180	; 0xb4
 8004990:	58a1      	ldr	r1, [r4, r2]
 8004992:	1c4a      	adds	r2, r1, #1
 8004994:	0011      	movs	r1, r2
 8004996:	4359      	muls	r1, r3
 8004998:	23c4      	movs	r3, #196	; 0xc4
 800499a:	58e0      	ldr	r0, [r4, r3]
 800499c:	4690      	mov	r8, r2
 800499e:	f7fb fbb3 	bl	8000108 <__udivsi3>
 80049a2:	23d8      	movs	r3, #216	; 0xd8
 80049a4:	50e0      	str	r0, [r4, r3]
 80049a6:	e7b7      	b.n	8004918 <BADC_CalcAvrgMecSpeedUnit+0x9c>
        || (false == pHandle->IsLoopClosed))
 80049a8:	2f00      	cmp	r7, #0
 80049aa:	d0df      	beq.n	800496c <BADC_CalcAvrgMecSpeedUnit+0xf0>
    else
    {
      /* Average speed allow to smooth the mechanical sensors misalignement */
      int32_t  tElPeriodSum = 0;
      uint8_t i;
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80049ac:	2100      	movs	r1, #0
 80049ae:	2d00      	cmp	r5, #0
 80049b0:	d00d      	beq.n	80049ce <BADC_CalcAvrgMecSpeedUnit+0x152>
 80049b2:	0022      	movs	r2, r4
      int32_t  tElPeriodSum = 0;
 80049b4:	2000      	movs	r0, #0
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80049b6:	2300      	movs	r3, #0
 80049b8:	326c      	adds	r2, #108	; 0x6c
      {
        tElPeriodSum += pHandle->SpeedBufferDpp[i];
 80049ba:	ca02      	ldmia	r2!, {r1}
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80049bc:	3301      	adds	r3, #1
 80049be:	b2db      	uxtb	r3, r3
        tElPeriodSum += pHandle->SpeedBufferDpp[i];
 80049c0:	1840      	adds	r0, r0, r1
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80049c2:	429d      	cmp	r5, r3
 80049c4:	d1f9      	bne.n	80049ba <BADC_CalcAvrgMecSpeedUnit+0x13e>
      }             
      pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoPeriodConv /
                                               (tElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 80049c6:	0029      	movs	r1, r5
 80049c8:	f7fb fc28 	bl	800021c <__divsi3>
 80049cc:	0001      	movs	r1, r0
      pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoPeriodConv /
 80049ce:	23c4      	movs	r3, #196	; 0xc4
 80049d0:	58e0      	ldr	r0, [r4, r3]
 80049d2:	f7fb fc23 	bl	800021c <__divsi3>
 80049d6:	235c      	movs	r3, #92	; 0x5c
 80049d8:	52e0      	strh	r0, [r4, r3]
 80049da:	e7d0      	b.n	800497e <BADC_CalcAvrgMecSpeedUnit+0x102>
      *pMecSpeedUnit = (int16_t)pHandle->SatSpeed;
 80049dc:	23c0      	movs	r3, #192	; 0xc0
 80049de:	5ec6      	ldrsh	r6, [r0, r3]
 80049e0:	e772      	b.n	80048c8 <BADC_CalcAvrgMecSpeedUnit+0x4c>
 80049e2:	46c0      	nop			; (mov r8, r8)
 80049e4:	00007fff 	.word	0x00007fff
 80049e8:	0000ffff 	.word	0x0000ffff

080049ec <BADC_SetDirection>:
  if (MC_NULL == pHandle)
 80049ec:	2800      	cmp	r0, #0
 80049ee:	d001      	beq.n	80049f4 <BADC_SetDirection+0x8>
    pHandle->Direction = direction;
 80049f0:	235a      	movs	r3, #90	; 0x5a
 80049f2:	54c1      	strb	r1, [r0, r3]
}
 80049f4:	4770      	bx	lr
 80049f6:	46c0      	nop			; (mov r8, r8)

080049f8 <BADC_IsObserverConverged>:
  return pHandle->IsAlgorithmConverged;
 80049f8:	2364      	movs	r3, #100	; 0x64
 80049fa:	5cc0      	ldrb	r0, [r0, r3]
}
 80049fc:	4770      	bx	lr
 80049fe:	46c0      	nop			; (mov r8, r8)

08004a00 <BADC_CalcElAngle>:
{
 8004a00:	b510      	push	{r4, lr}
    if (pHandle->_Super.hElSpeedDpp != MAX_PSEUDO_SPEED)
 8004a02:	210e      	movs	r1, #14
 8004a04:	5e42      	ldrsh	r2, [r0, r1]
 8004a06:	4910      	ldr	r1, [pc, #64]	; (8004a48 <BADC_CalcElAngle+0x48>)
{
 8004a08:	0003      	movs	r3, r0
    if (pHandle->_Super.hElSpeedDpp != MAX_PSEUDO_SPEED)
 8004a0a:	428a      	cmp	r2, r1
 8004a0c:	d015      	beq.n	8004a3a <BADC_CalcElAngle+0x3a>
      if (false == pHandle->IsLoopClosed)
 8004a0e:	2165      	movs	r1, #101	; 0x65
 8004a10:	5c41      	ldrb	r1, [r0, r1]
 8004a12:	2900      	cmp	r1, #0
 8004a14:	d003      	beq.n	8004a1e <BADC_CalcElAngle+0x1e>
        pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;      
 8004a16:	22bc      	movs	r2, #188	; 0xbc
 8004a18:	5e80      	ldrsh	r0, [r0, r2]
 8004a1a:	8098      	strh	r0, [r3, #4]
}
 8004a1c:	bd10      	pop	{r4, pc}
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8004a1e:	24bc      	movs	r4, #188	; 0xbc
 8004a20:	5b19      	ldrh	r1, [r3, r4]
 8004a22:	b290      	uxth	r0, r2
 8004a24:	1841      	adds	r1, r0, r1
 8004a26:	5319      	strh	r1, [r3, r4]
        pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8004a28:	2158      	movs	r1, #88	; 0x58
 8004a2a:	525a      	strh	r2, [r3, r1]
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8004a2c:	889a      	ldrh	r2, [r3, #4]
 8004a2e:	1880      	adds	r0, r0, r2
 8004a30:	22be      	movs	r2, #190	; 0xbe
 8004a32:	5a9a      	ldrh	r2, [r3, r2]
 8004a34:	1880      	adds	r0, r0, r2
 8004a36:	b200      	sxth	r0, r0
 8004a38:	e7ef      	b.n	8004a1a <BADC_CalcElAngle+0x1a>
      pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 8004a3a:	2258      	movs	r2, #88	; 0x58
 8004a3c:	8880      	ldrh	r0, [r0, #4]
 8004a3e:	5a9a      	ldrh	r2, [r3, r2]
 8004a40:	1880      	adds	r0, r0, r2
 8004a42:	b200      	sxth	r0, r0
 8004a44:	e7e9      	b.n	8004a1a <BADC_CalcElAngle+0x1a>
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	00007fff 	.word	0x00007fff

08004a4c <BADC_StepChangeEvent>:
  * @param  hElSpeedDpp: Mechanical speed imposed by virtual speed component
  * @param  pHandlePWMC: handler of the current instance of the PWMC component
  */
void BADC_StepChangeEvent(Bemf_ADC_Handle_t * pHandle, int16_t hElSpeedDpp, PWMC_Handle_t *pHandlePWMC)
{
  pHandle->DemagCounter = 0;
 8004a4c:	23ec      	movs	r3, #236	; 0xec
 8004a4e:	2200      	movs	r2, #0
{
 8004a50:	b570      	push	{r4, r5, r6, lr}
  pHandle->DemagCounter = 0;
 8004a52:	52c2      	strh	r2, [r0, r3]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8004a54:	4a27      	ldr	r2, [pc, #156]	; (8004af4 <BADC_StepChangeEvent+0xa8>)
{
 8004a56:	0004      	movs	r4, r0
 8004a58:	6893      	ldr	r3, [r2, #8]
 8004a5a:	000d      	movs	r5, r1
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 8004a5c:	075b      	lsls	r3, r3, #29
 8004a5e:	d50c      	bpl.n	8004a7a <BADC_StepChangeEvent+0x2e>
  MODIFY_REG(ADCx->CR,
 8004a60:	2110      	movs	r1, #16
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8004a62:	2004      	movs	r0, #4
  MODIFY_REG(ADCx->CR,
 8004a64:	4e24      	ldr	r6, [pc, #144]	; (8004af8 <BADC_StepChangeEvent+0xac>)
 8004a66:	6893      	ldr	r3, [r2, #8]
 8004a68:	4033      	ands	r3, r6
 8004a6a:	430b      	orrs	r3, r1
 8004a6c:	6093      	str	r3, [r2, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 8004a6e:	6893      	ldr	r3, [r2, #8]
  {
    LL_ADC_REG_StopConversion(ADC1);
    while(LL_ADC_REG_IsStopConversionOngoing(ADC1));
 8004a70:	4219      	tst	r1, r3
 8004a72:	d1fc      	bne.n	8004a6e <BADC_StepChangeEvent+0x22>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8004a74:	6893      	ldr	r3, [r2, #8]
  while (LL_ADC_REG_IsConversionOngoing(ADC1))
 8004a76:	4218      	tst	r0, r3
 8004a78:	d1f5      	bne.n	8004a66 <BADC_StepChangeEvent+0x1a>
  }
  BADC_Stop(pHandle);
 8004a7a:	0020      	movs	r0, r4
 8004a7c:	f7ff fdf2 	bl	8004664 <BADC_Stop>
  pHandle->Last_Zc2Comm_Delay = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) - pHandle->ZC_Counter_Last;
 8004a80:	22e4      	movs	r2, #228	; 0xe4
 8004a82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004a84:	58a2      	ldr	r2, [r4, r2]
 8004a86:	681e      	ldr	r6, [r3, #0]
  return (uint32_t)(READ_REG(TIMx->ARR));
 8004a88:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004a8a:	1a9b      	subs	r3, r3, r2
 8004a8c:	22e8      	movs	r2, #232	; 0xe8
 8004a8e:	50a3      	str	r3, [r4, r2]
  if (false == pHandle->IsLoopClosed)
 8004a90:	2365      	movs	r3, #101	; 0x65
 8004a92:	5ce3      	ldrb	r3, [r4, r3]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10d      	bne.n	8004ab4 <BADC_StepChangeEvent+0x68>
  {
    if (hElSpeedDpp < 0)
 8004a98:	2d00      	cmp	r5, #0
 8004a9a:	db08      	blt.n	8004aae <BADC_StepChangeEvent+0x62>
 8004a9c:	235e      	movs	r3, #94	; 0x5e
    }
    else
    {
      pHandle->VirtualElSpeedDpp = hElSpeedDpp;
    }
    pHandle->ZcDetected = false;
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	52e5      	strh	r5, [r4, r3]
 8004aa2:	3308      	adds	r3, #8
 8004aa4:	54e2      	strb	r2, [r4, r3]
    else
    {
      pHandle->ZcDetected = false;
    }
  }
  pHandle->StepUpdate = true;
 8004aa6:	2367      	movs	r3, #103	; 0x67
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	54e2      	strb	r2, [r4, r3]
}
 8004aac:	bd70      	pop	{r4, r5, r6, pc}
      pHandle->VirtualElSpeedDpp = - hElSpeedDpp;
 8004aae:	426d      	negs	r5, r5
 8004ab0:	b22d      	sxth	r5, r5
 8004ab2:	e7f3      	b.n	8004a9c <BADC_StepChangeEvent+0x50>
    if(pHandle->Direction == -1)
 8004ab4:	235a      	movs	r3, #90	; 0x5a
 8004ab6:	56e3      	ldrsb	r3, [r4, r3]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	425a      	negs	r2, r3
 8004abc:	4153      	adcs	r3, r2
 8004abe:	4a0f      	ldr	r2, [pc, #60]	; (8004afc <BADC_StepChangeEvent+0xb0>)
 8004ac0:	425b      	negs	r3, r3
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	4a0e      	ldr	r2, [pc, #56]	; (8004b00 <BADC_StepChangeEvent+0xb4>)
 8004ac6:	4694      	mov	ip, r2
    pHandle->MeasuredElAngle += ElAngleUpdate;
 8004ac8:	22bc      	movs	r2, #188	; 0xbc
 8004aca:	5aa1      	ldrh	r1, [r4, r2]
    if(pHandle->Direction == -1)
 8004acc:	4463      	add	r3, ip
    pHandle->MeasuredElAngle += ElAngleUpdate;
 8004ace:	185b      	adds	r3, r3, r1
 8004ad0:	52a3      	strh	r3, [r4, r2]
    if ( false == pHandle->ZcDetected)
 8004ad2:	2366      	movs	r3, #102	; 0x66
 8004ad4:	5ce2      	ldrb	r2, [r4, r3]
 8004ad6:	2a00      	cmp	r2, #0
 8004ad8:	d108      	bne.n	8004aec <BADC_StepChangeEvent+0xa0>
 8004ada:	6af3      	ldr	r3, [r6, #44]	; 0x2c
      LL_TIM_SetAutoReload(pHandle->pParams_str->LfTim,LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) * 120 / 100);
 8004adc:	2164      	movs	r1, #100	; 0x64
 8004ade:	0118      	lsls	r0, r3, #4
 8004ae0:	1ac0      	subs	r0, r0, r3
 8004ae2:	00c0      	lsls	r0, r0, #3
 8004ae4:	f7fb fb10 	bl	8000108 <__udivsi3>
  WRITE_REG(TIMx->ARR, AutoReload);
 8004ae8:	62f0      	str	r0, [r6, #44]	; 0x2c
}
 8004aea:	e7dc      	b.n	8004aa6 <BADC_StepChangeEvent+0x5a>
      pHandle->ZcDetected = false;
 8004aec:	2200      	movs	r2, #0
 8004aee:	54e2      	strb	r2, [r4, r3]
 8004af0:	e7d9      	b.n	8004aa6 <BADC_StepChangeEvent+0x5a>
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	40012400 	.word	0x40012400
 8004af8:	7fffffe8 	.word	0x7fffffe8
 8004afc:	0000aaac 	.word	0x0000aaac
 8004b00:	00002aaa 	.word	0x00002aaa

08004b04 <BADC_CalcRevUpDemagTime>:
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
void BADC_CalcRevUpDemagTime(Bemf_ADC_Handle_t *pHandle)
{
  int16_t hSpeed;
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8004b04:	235e      	movs	r3, #94	; 0x5e
{
 8004b06:	b510      	push	{r4, lr}
 8004b08:	0004      	movs	r4, r0
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8004b0a:	5ec2      	ldrsh	r2, [r0, r3]
 8004b0c:	8b43      	ldrh	r3, [r0, #26]
                       * (int32_t)SPEED_UNIT )
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );;
 8004b0e:	69e1      	ldr	r1, [r4, #28]
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8004b10:	4353      	muls	r3, r2
                       * (int32_t)SPEED_UNIT )
 8004b12:	0098      	lsls	r0, r3, #2
 8004b14:	18c0      	adds	r0, r0, r3
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );;
 8004b16:	7863      	ldrb	r3, [r4, #1]
                       * (int32_t)SPEED_UNIT )
 8004b18:	0040      	lsls	r0, r0, #1
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)) );;
 8004b1a:	4359      	muls	r1, r3
 8004b1c:	f7fb fb7e 	bl	800021c <__divsi3>
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8004b20:	b201      	sxth	r1, r0
  if (hSpeed == 0)
 8004b22:	2900      	cmp	r1, #0
 8004b24:	d104      	bne.n	8004b30 <BADC_CalcRevUpDemagTime+0x2c>
  {
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;;
 8004b26:	23f6      	movs	r3, #246	; 0xf6
 8004b28:	5ae0      	ldrh	r0, [r4, r3]
  }	  
  else
  {
    pHandle->DemagCounterThreshold = (uint16_t) (pHandle->DemagParams.RevUpDemagSpeedConv / hSpeed);		
  }
  if (pHandle->DemagCounterThreshold < pHandle->DemagParams.DemagMinimumThreshold)
 8004b2a:	23ee      	movs	r3, #238	; 0xee
 8004b2c:	52e0      	strh	r0, [r4, r3]
  {
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
  }  
}
 8004b2e:	bd10      	pop	{r4, pc}
    pHandle->DemagCounterThreshold = (uint16_t) (pHandle->DemagParams.RevUpDemagSpeedConv / hSpeed);		
 8004b30:	23f2      	movs	r3, #242	; 0xf2
 8004b32:	5ae0      	ldrh	r0, [r4, r3]
 8004b34:	f7fb fb72 	bl	800021c <__divsi3>
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;;
 8004b38:	23f6      	movs	r3, #246	; 0xf6
 8004b3a:	5ae3      	ldrh	r3, [r4, r3]
    pHandle->DemagCounterThreshold = (uint16_t) (pHandle->DemagParams.RevUpDemagSpeedConv / hSpeed);		
 8004b3c:	b280      	uxth	r0, r0
  if (pHandle->DemagCounterThreshold < pHandle->DemagParams.DemagMinimumThreshold)
 8004b3e:	4298      	cmp	r0, r3
 8004b40:	d2f3      	bcs.n	8004b2a <BADC_CalcRevUpDemagTime+0x26>
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
 8004b42:	22ee      	movs	r2, #238	; 0xee
 8004b44:	52a3      	strh	r3, [r4, r2]
}
 8004b46:	e7f2      	b.n	8004b2e <BADC_CalcRevUpDemagTime+0x2a>

08004b48 <BADC_CalcRunDemagTime>:
  * @brief  Calculates and stores in the corresponding variable the demagnetization 
  *         time in closed loop operation  
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
void BADC_CalcRunDemagTime(Bemf_ADC_Handle_t *pHandle)
{
 8004b48:	b510      	push	{r4, lr}
  int16_t hSpeed;
  hSpeed = pHandle->_Super.hAvrMecSpeedUnit;
 8004b4a:	230c      	movs	r3, #12
 8004b4c:	5ec1      	ldrsh	r1, [r0, r3]
{
 8004b4e:	0004      	movs	r4, r0
  if (hSpeed < 0) hSpeed = - hSpeed; 
 8004b50:	2900      	cmp	r1, #0
 8004b52:	da01      	bge.n	8004b58 <BADC_CalcRunDemagTime+0x10>
 8004b54:	4249      	negs	r1, r1
 8004b56:	b209      	sxth	r1, r1
  if (hSpeed < pHandle->DemagParams.DemagMinimumSpeedUnit)
 8004b58:	23f0      	movs	r3, #240	; 0xf0
 8004b5a:	5ae3      	ldrh	r3, [r4, r3]
 8004b5c:	4299      	cmp	r1, r3
 8004b5e:	da0c      	bge.n	8004b7a <BADC_CalcRunDemagTime+0x32>
  {   
    pHandle->DemagCounterThreshold = (uint16_t) (pHandle->DemagParams.RunDemagSpeedConv / hSpeed);
 8004b60:	23f4      	movs	r3, #244	; 0xf4
 8004b62:	5ae0      	ldrh	r0, [r4, r3]
 8004b64:	f7fb fb5a 	bl	800021c <__divsi3>
 8004b68:	23ee      	movs	r3, #238	; 0xee
    if (pHandle->DemagCounterThreshold < pHandle->DemagParams.DemagMinimumThreshold)
 8004b6a:	22f6      	movs	r2, #246	; 0xf6
    pHandle->DemagCounterThreshold = (uint16_t) (pHandle->DemagParams.RunDemagSpeedConv / hSpeed);
 8004b6c:	b280      	uxth	r0, r0
 8004b6e:	52e0      	strh	r0, [r4, r3]
    if (pHandle->DemagCounterThreshold < pHandle->DemagParams.DemagMinimumThreshold)
 8004b70:	5aa2      	ldrh	r2, [r4, r2]
 8004b72:	4290      	cmp	r0, r2
 8004b74:	d200      	bcs.n	8004b78 <BADC_CalcRunDemagTime+0x30>
      pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
    }   
  } 
  else
  {   
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
 8004b76:	52e2      	strh	r2, [r4, r3]
  }     
}
 8004b78:	bd10      	pop	{r4, pc}
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
 8004b7a:	23f6      	movs	r3, #246	; 0xf6
 8004b7c:	5ae2      	ldrh	r2, [r4, r3]
 8004b7e:	3b08      	subs	r3, #8
 8004b80:	52e2      	strh	r2, [r4, r3]
 8004b82:	e7f9      	b.n	8004b78 <BADC_CalcRunDemagTime+0x30>

08004b84 <BADC_SetLoopClosed>:
  *         virtual speed sensor transition is ended.  
  * @param  pHandle: handler of the current instance of the STO component
  */
void BADC_SetLoopClosed(Bemf_ADC_Handle_t *pHandle)
{
  pHandle->IsLoopClosed=true;
 8004b84:	2365      	movs	r3, #101	; 0x65
 8004b86:	2201      	movs	r2, #1
 8004b88:	54c2      	strb	r2, [r0, r3]
}
 8004b8a:	4770      	bx	lr

08004b8c <BADC_ClearStepUpdate>:
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  * @retval bool: step update request
  */
bool BADC_ClearStepUpdate(Bemf_ADC_Handle_t *pHandle)
{ 
  bool retValue = (((pHandle->IsLoopClosed == true) && (pHandle->StepUpdate == true)) || (pHandle->IsLoopClosed == false));
 8004b8c:	4908      	ldr	r1, [pc, #32]	; (8004bb0 <BADC_ClearStepUpdate+0x24>)
 8004b8e:	6e42      	ldr	r2, [r0, #100]	; 0x64
{ 
 8004b90:	0003      	movs	r3, r0
  bool retValue = (((pHandle->IsLoopClosed == true) && (pHandle->StepUpdate == true)) || (pHandle->IsLoopClosed == false));
 8004b92:	400a      	ands	r2, r1
 8004b94:	4907      	ldr	r1, [pc, #28]	; (8004bb4 <BADC_ClearStepUpdate+0x28>)
 8004b96:	428a      	cmp	r2, r1
 8004b98:	d007      	beq.n	8004baa <BADC_ClearStepUpdate+0x1e>
 8004b9a:	2265      	movs	r2, #101	; 0x65
 8004b9c:	5c80      	ldrb	r0, [r0, r2]
 8004b9e:	3a64      	subs	r2, #100	; 0x64
 8004ba0:	4050      	eors	r0, r2
  pHandle->StepUpdate = false;
 8004ba2:	2267      	movs	r2, #103	; 0x67
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	5499      	strb	r1, [r3, r2]
  return retValue;
}
 8004ba8:	4770      	bx	lr
 8004baa:	2001      	movs	r0, #1
 8004bac:	e7f9      	b.n	8004ba2 <BADC_ClearStepUpdate+0x16>
 8004bae:	46c0      	nop			; (mov r8, r8)
 8004bb0:	ff00ff00 	.word	0xff00ff00
 8004bb4:	01000100 	.word	0x01000100

08004bb8 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	8043      	strh	r3, [r0, #2]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8004bbc:	4770      	bx	lr
 8004bbe:	46c0      	nop			; (mov r8, r8)

08004bc0 <NTC_Init>:
    if (REAL_SENSOR == pHandle->bSensorType)
 8004bc0:	7803      	ldrb	r3, [r0, #0]
{
 8004bc2:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d004      	beq.n	8004bd2 <NTC_Init+0x12>
      pHandle->hFaultState = MC_NO_ERROR;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	8103      	strh	r3, [r0, #8]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8004bcc:	8883      	ldrh	r3, [r0, #4]
 8004bce:	8043      	strh	r3, [r0, #2]
}
 8004bd0:	bd10      	pop	{r4, pc}
      NTC_Clear(pHandle);
 8004bd2:	f7ff fff1 	bl	8004bb8 <NTC_Clear>
 8004bd6:	e7fb      	b.n	8004bd0 <NTC_Init+0x10>

08004bd8 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8004bd8:	7803      	ldrb	r3, [r0, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10a      	bne.n	8004bf4 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
      wTemp -= ((int32_t)pHandle->wV0);
 8004bde:	6942      	ldr	r2, [r0, #20]
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8004be0:	8843      	ldrh	r3, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8004be2:	1a9b      	subs	r3, r3, r2
      wTemp *= pHandle->hSensitivity;
 8004be4:	2110      	movs	r1, #16
 8004be6:	5e42      	ldrsh	r2, [r0, r1]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8004be8:	8b00      	ldrh	r0, [r0, #24]
      wTemp *= pHandle->hSensitivity;
 8004bea:	4353      	muls	r3, r2
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8004bec:	141b      	asrs	r3, r3, #16
 8004bee:	18c0      	adds	r0, r0, r3
    }
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
 8004bf0:	b200      	sxth	r0, r0
}
 8004bf2:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8004bf4:	88c0      	ldrh	r0, [r0, #6]
 8004bf6:	e7fb      	b.n	8004bf0 <NTC_GetAvTemp_C+0x18>

08004bf8 <PID_HandleInit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8004bf8:	6803      	ldr	r3, [r0, #0]
 8004bfa:	6043      	str	r3, [r0, #4]
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8004bfc:	8c03      	ldrh	r3, [r0, #32]
 8004bfe:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8004c00:	2300      	movs	r3, #0
 8004c02:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8004c04:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004c06:	4770      	bx	lr

08004c08 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8004c08:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004c0a:	4770      	bx	lr

08004c0c <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8004c0c:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004c0e:	4770      	bx	lr

08004c10 <PID_GetKP>:
__weak int16_t PID_GetKP(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
 8004c10:	2304      	movs	r3, #4
 8004c12:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004c14:	4770      	bx	lr
 8004c16:	46c0      	nop			; (mov r8, r8)

08004c18 <PID_GetKI>:
__weak int16_t PID_GetKI(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
 8004c18:	2306      	movs	r3, #6
 8004c1a:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004c1c:	4770      	bx	lr
 8004c1e:	46c0      	nop			; (mov r8, r8)

08004c20 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8004c20:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8004c22:	4770      	bx	lr

08004c24 <PID_GetKIDivisor>:
__weak uint16_t PID_GetKIDivisor(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
 8004c24:	8b40      	ldrh	r0, [r0, #26]
#endif
}
 8004c26:	4770      	bx	lr

08004c28 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8004c28:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8004c2a:	4770      	bx	lr

08004c2c <PID_GetKD>:
__weak int16_t PID_GetKD(PID_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
 8004c2c:	2322      	movs	r3, #34	; 0x22
 8004c2e:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004c30:	4770      	bx	lr
 8004c32:	46c0      	nop			; (mov r8, r8)

08004c34 <PI_Controller>:
  * 
  * The resulting value is then saturated by the upper and lower output limit values before 
  * being returned.
  */
__weak int16_t PI_Controller(PID_Handle_t *pHandle, int32_t wProcessVarError)
{
 8004c34:	0003      	movs	r3, r0
 8004c36:	b570      	push	{r4, r5, r6, lr}
    int32_t wIntegral_Term;
    int32_t wOutput_32;
    int32_t wIntegral_sum_temp;
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8004c38:	2216      	movs	r2, #22
 8004c3a:	5e9e      	ldrsh	r6, [r3, r2]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8004c3c:	2214      	movs	r2, #20
 8004c3e:	5e80      	ldrsh	r0, [r0, r2]

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8004c40:	2406      	movs	r4, #6
 8004c42:	5f1d      	ldrsh	r5, [r3, r4]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8004c44:	2404      	movs	r4, #4
 8004c46:	5f1a      	ldrsh	r2, [r3, r4]
 8004c48:	2400      	movs	r4, #0
 8004c4a:	434a      	muls	r2, r1
    if (0 == pHandle->hKiGain)
 8004c4c:	2d00      	cmp	r5, #0
 8004c4e:	d00b      	beq.n	8004c68 <PI_Controller+0x34>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8004c50:	4369      	muls	r1, r5
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8004c52:	689c      	ldr	r4, [r3, #8]

      if (wIntegral_sum_temp < 0)
 8004c54:	1865      	adds	r5, r4, r1
 8004c56:	d41b      	bmi.n	8004c90 <PI_Controller+0x5c>
          /* Nothing to do */
        }
      }
      else
      {
        if (pHandle->wIntegralTerm < 0)
 8004c58:	4021      	ands	r1, r4
 8004c5a:	d424      	bmi.n	8004ca6 <PI_Controller+0x72>
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8004c5c:	68dc      	ldr	r4, [r3, #12]
 8004c5e:	42ac      	cmp	r4, r5
 8004c60:	db02      	blt.n	8004c68 <PI_Controller+0x34>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8004c62:	691c      	ldr	r4, [r3, #16]
 8004c64:	42ac      	cmp	r4, r5
 8004c66:	dd1c      	ble.n	8004ca2 <PI_Controller+0x6e>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8004c68:	0025      	movs	r5, r4
 8004c6a:	8b99      	ldrh	r1, [r3, #28]
 8004c6c:	410a      	asrs	r2, r1
 8004c6e:	8bd9      	ldrh	r1, [r3, #30]
 8004c70:	410d      	asrs	r5, r1
 8004c72:	1952      	adds	r2, r2, r5
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8004c74:	4290      	cmp	r0, r2
 8004c76:	da03      	bge.n	8004c80 <PI_Controller+0x4c>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8004c78:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8004c7a:	18a4      	adds	r4, r4, r2
 8004c7c:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8004c7e:	bd70      	pop	{r4, r5, r6, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8004c80:	4296      	cmp	r6, r2
 8004c82:	dd03      	ble.n	8004c8c <PI_Controller+0x58>
      wDischarge = hLowerOutputLimit - wOutput_32;
 8004c84:	1ab2      	subs	r2, r6, r2
 8004c86:	0030      	movs	r0, r6
    pHandle->wIntegralTerm += wDischarge;
 8004c88:	18a4      	adds	r4, r4, r2
 8004c8a:	e7f7      	b.n	8004c7c <PI_Controller+0x48>
    returnValue = (int16_t)wOutput_32;
 8004c8c:	b210      	sxth	r0, r2
 8004c8e:	e7f5      	b.n	8004c7c <PI_Controller+0x48>
        if (pHandle->wIntegralTerm > 0)
 8004c90:	2c00      	cmp	r4, #0
 8004c92:	dde3      	ble.n	8004c5c <PI_Controller+0x28>
          if (wIntegral_Term > 0)
 8004c94:	2900      	cmp	r1, #0
 8004c96:	dde1      	ble.n	8004c5c <PI_Controller+0x28>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8004c98:	68dc      	ldr	r4, [r3, #12]
 8004c9a:	4904      	ldr	r1, [pc, #16]	; (8004cac <PI_Controller+0x78>)
            wIntegral_sum_temp = INT32_MAX;
 8004c9c:	0025      	movs	r5, r4
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8004c9e:	428c      	cmp	r4, r1
 8004ca0:	d1e2      	bne.n	8004c68 <PI_Controller+0x34>
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8004ca2:	002c      	movs	r4, r5
 8004ca4:	e7e0      	b.n	8004c68 <PI_Controller+0x34>
            wIntegral_sum_temp = -INT32_MAX;
 8004ca6:	4d02      	ldr	r5, [pc, #8]	; (8004cb0 <PI_Controller+0x7c>)
 8004ca8:	e7d8      	b.n	8004c5c <PI_Controller+0x28>
 8004caa:	46c0      	nop			; (mov r8, r8)
 8004cac:	7fffffff 	.word	0x7fffffff
 8004cb0:	80000001 	.word	0x80000001

08004cb4 <PWMC_SwitchOffPWM>:
/**
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
 8004cb4:	b510      	push	{r4, lr}
  pHandle->pFctSwitchOffPwm( pHandle );
 8004cb6:	6803      	ldr	r3, [r0, #0]
 8004cb8:	4798      	blx	r3
}
 8004cba:	bd10      	pop	{r4, pc}

08004cbc <PWMC_SwitchOnPWM>:
/**
  * @brief  Switches PWM generation on
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOnPWM( PWMC_Handle_t * pHandle )
{
 8004cbc:	b510      	push	{r4, lr}
  pHandle->pFctSwitchOnPwm( pHandle );
 8004cbe:	6843      	ldr	r3, [r0, #4]
 8004cc0:	4798      	blx	r3
}
 8004cc2:	bd10      	pop	{r4, pc}

08004cc4 <PWMC_SetADCTriggerChannel>:
  * @brief  Set the ADC trigger point for bemf acquisition.
  * @param  pHandle Handle on the target instance of the PWMC component
  * @param  SamplingPoint pulse value of the timer channel used for ADC triggering
  */
__weak void PWMC_SetADCTriggerChannel( PWMC_Handle_t * pHandle, uint16_t SamplingPoint )
{
 8004cc4:	b510      	push	{r4, lr}
  pHandle->pFctSetADCTriggerChannel( pHandle, SamplingPoint );
 8004cc6:	6883      	ldr	r3, [r0, #8]
 8004cc8:	4798      	blx	r3
}
 8004cca:	bd10      	pop	{r4, pc}

08004ccc <PWMC_SetAlignFlag>:
* @param  flag to be applied in uint8_t, 1: motor is in align stage, 2: motor is not in align stage
* @retval none
*/
void PWMC_SetAlignFlag(PWMC_Handle_t *pHandle, int16_t flag)
{
  pHandle->AlignFlag = flag;
 8004ccc:	8541      	strh	r1, [r0, #42]	; 0x2a
}
 8004cce:	4770      	bx	lr

08004cd0 <PWMC_ForceFastDemagTime>:
  * @param  uint16_t: period where the fast demagnetization is applied
  * @retval none
  */
void PWMC_ForceFastDemagTime(PWMC_Handle_t * pHandle, uint16_t constFastDemagTime )
{
  pHandle->DemagCounterThreshold = constFastDemagTime;
 8004cd0:	85c1      	strh	r1, [r0, #46]	; 0x2e
}
 8004cd2:	4770      	bx	lr

08004cd4 <PWMC_SetFastDemagState>:
  * @param  uint8_t: 0=disable, 1=enable
  * @retval none
  */
void PWMC_SetFastDemagState(PWMC_Handle_t * pHandle, uint8_t State )
{
  if (State == 1)
 8004cd4:	2901      	cmp	r1, #1
 8004cd6:	d000      	beq.n	8004cda <PWMC_SetFastDemagState+0x6>
  {
    pHandle->ModUpdateReq = ENABLE_FAST_DEMAG;
  }
  else
  {
    pHandle->ModUpdateReq = DISABLE_FAST_DEMAG;
 8004cd8:	2102      	movs	r1, #2
  }    
}
 8004cda:	2337      	movs	r3, #55	; 0x37
 8004cdc:	54c1      	strb	r1, [r0, r3]
 8004cde:	4770      	bx	lr

08004ce0 <PWMC_SetQuasiSynchState>:
  {
    pHandle->ModUpdateReq = ENABLE_QUASI_SYNCH;
  }
  else
  {
    pHandle->ModUpdateReq = DISABLE_QUASI_SYNCH;
 8004ce0:	3901      	subs	r1, #1
 8004ce2:	1e4b      	subs	r3, r1, #1
 8004ce4:	4199      	sbcs	r1, r3
  }    
}
 8004ce6:	2337      	movs	r3, #55	; 0x37
    pHandle->ModUpdateReq = DISABLE_QUASI_SYNCH;
 8004ce8:	3103      	adds	r1, #3
 8004cea:	54c1      	strb	r1, [r0, r3]
}
 8004cec:	4770      	bx	lr
 8004cee:	46c0      	nop			; (mov r8, r8)

08004cf0 <PWMC_GetFastDemagState>:
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval uint8_t: 0=disabled, 1=enabled
  */
uint8_t PWMC_GetFastDemagState(PWMC_Handle_t * pHandle )
{
  return ((MC_NULL == pHandle->pGetFastDemagFlag) ? 0 : pHandle->pGetFastDemagFlag(pHandle));  
 8004cf0:	6943      	ldr	r3, [r0, #20]
{
 8004cf2:	b510      	push	{r4, lr}
  return ((MC_NULL == pHandle->pGetFastDemagFlag) ? 0 : pHandle->pGetFastDemagFlag(pHandle));  
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <PWMC_GetFastDemagState+0xc>
 8004cf8:	4798      	blx	r3
}
 8004cfa:	bd10      	pop	{r4, pc}
  return ((MC_NULL == pHandle->pGetFastDemagFlag) ? 0 : pHandle->pGetFastDemagFlag(pHandle));  
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	e7fc      	b.n	8004cfa <PWMC_GetFastDemagState+0xa>

08004d00 <PWMC_GetQuasiSynchState>:
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval uint8_t: 0=disabled, 1=enabled
  */
uint8_t PWMC_GetQuasiSynchState(PWMC_Handle_t * pHandle )
{
  return ((MC_NULL == pHandle->pGetQuasiSynchFlag) ? 0 : pHandle->pGetQuasiSynchFlag(pHandle));
 8004d00:	6983      	ldr	r3, [r0, #24]
{
 8004d02:	b510      	push	{r4, lr}
  return ((MC_NULL == pHandle->pGetQuasiSynchFlag) ? 0 : pHandle->pGetQuasiSynchFlag(pHandle));
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <PWMC_GetQuasiSynchState+0xc>
 8004d08:	4798      	blx	r3
}
 8004d0a:	bd10      	pop	{r4, pc}
  return ((MC_NULL == pHandle->pGetQuasiSynchFlag) ? 0 : pHandle->pGetQuasiSynchFlag(pHandle));
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	e7fc      	b.n	8004d0a <PWMC_GetQuasiSynchState+0xa>

08004d10 <PWMC_ElAngleToStep>:
 * @brief Converts the motor electrical angle to the corresponding step in the six-step sequence
 * @param pHandle pointer on the handle structure of the PWMC instance
 * @retval calculated step
 */
__weak uint8_t  PWMC_ElAngleToStep( PWMC_Handle_t * pHandle )
{
 8004d10:	b510      	push	{r4, lr}
  uint8_t Step;
  if ((pHandle->hElAngle >= (int16_t)( S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_60_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2))) Step = STEP_1;
 8004d12:	4b12      	ldr	r3, [pc, #72]	; (8004d5c <PWMC_ElAngleToStep+0x4c>)
 8004d14:	8e02      	ldrh	r2, [r0, #48]	; 0x30
 8004d16:	4912      	ldr	r1, [pc, #72]	; (8004d60 <PWMC_ElAngleToStep+0x50>)
 8004d18:	18d3      	adds	r3, r2, r3
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	2000      	movs	r0, #0
 8004d1e:	428b      	cmp	r3, r1
 8004d20:	d906      	bls.n	8004d30 <PWMC_ElAngleToStep+0x20>
  else if ((pHandle->hElAngle >= (int16_t)( S16_60_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2))) Step = STEP_2;
 8004d22:	4b10      	ldr	r3, [pc, #64]	; (8004d64 <PWMC_ElAngleToStep+0x54>)
 8004d24:	4c10      	ldr	r4, [pc, #64]	; (8004d68 <PWMC_ElAngleToStep+0x58>)
 8004d26:	18d3      	adds	r3, r2, r3
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	42a3      	cmp	r3, r4
 8004d2e:	d800      	bhi.n	8004d32 <PWMC_ElAngleToStep+0x22>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_4;
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT / 2))) Step = STEP_5;
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_60_PHASE_SHIFT / 2))) Step = STEP_6;
  else {}
  return Step;
}
 8004d30:	bd10      	pop	{r4, pc}
  else if ((pHandle->hElAngle >= (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) || (pHandle->hElAngle < (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_3;
 8004d32:	4b0e      	ldr	r3, [pc, #56]	; (8004d6c <PWMC_ElAngleToStep+0x5c>)
 8004d34:	480e      	ldr	r0, [pc, #56]	; (8004d70 <PWMC_ElAngleToStep+0x60>)
 8004d36:	18d3      	adds	r3, r2, r3
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	4283      	cmp	r3, r0
 8004d3c:	d80a      	bhi.n	8004d54 <PWMC_ElAngleToStep+0x44>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_4;
 8004d3e:	42a3      	cmp	r3, r4
 8004d40:	d90a      	bls.n	8004d58 <PWMC_ElAngleToStep+0x48>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT / 2))) Step = STEP_5;
 8004d42:	4b0c      	ldr	r3, [pc, #48]	; (8004d74 <PWMC_ElAngleToStep+0x64>)
 8004d44:	469c      	mov	ip, r3
 8004d46:	4462      	add	r2, ip
 8004d48:	b292      	uxth	r2, r2
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_60_PHASE_SHIFT / 2))) Step = STEP_6;
 8004d4a:	4291      	cmp	r1, r2
 8004d4c:	4189      	sbcs	r1, r1
 8004d4e:	4249      	negs	r1, r1
 8004d50:	1d08      	adds	r0, r1, #4
 8004d52:	e7ed      	b.n	8004d30 <PWMC_ElAngleToStep+0x20>
  else if ((pHandle->hElAngle >= (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) || (pHandle->hElAngle < (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_3;
 8004d54:	2002      	movs	r0, #2
 8004d56:	e7eb      	b.n	8004d30 <PWMC_ElAngleToStep+0x20>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_4;
 8004d58:	2003      	movs	r0, #3
 8004d5a:	e7e9      	b.n	8004d30 <PWMC_ElAngleToStep+0x20>
 8004d5c:	ffffeaab 	.word	0xffffeaab
 8004d60:	00002aa9 	.word	0x00002aa9
 8004d64:	ffffc001 	.word	0xffffc001
 8004d68:	00002aaa 	.word	0x00002aaa
 8004d6c:	00006aaa 	.word	0x00006aaa
 8004d70:	0000d553 	.word	0x0000d553
 8004d74:	00003fff 	.word	0x00003fff

08004d78 <PWMC_IsFaultOccurred>:
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8004d78:	2233      	movs	r2, #51	; 0x33
{
 8004d7a:	b510      	push	{r4, lr}
  if (true == pHandle->OverVoltageFlag)
 8004d7c:	5c81      	ldrb	r1, [r0, r2]
{
 8004d7e:	0003      	movs	r3, r0
  if (true == pHandle->OverVoltageFlag)
 8004d80:	2900      	cmp	r1, #0
 8004d82:	d015      	beq.n	8004db0 <PWMC_IsFaultOccurred+0x38>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8004d84:	2100      	movs	r1, #0
 8004d86:	2442      	movs	r4, #66	; 0x42
 8004d88:	5481      	strb	r1, [r0, r2]
    retVal = MC_OVER_VOLT;
 8004d8a:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8004d8c:	2232      	movs	r2, #50	; 0x32
 8004d8e:	5c99      	ldrb	r1, [r3, r2]
 8004d90:	2900      	cmp	r1, #0
 8004d92:	d002      	beq.n	8004d9a <PWMC_IsFaultOccurred+0x22>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8004d94:	2100      	movs	r1, #0
    retVal |= MC_OVER_CURR;
 8004d96:	0020      	movs	r0, r4
    pHandle->OverCurrentFlag = false;
 8004d98:	5499      	strb	r1, [r3, r2]
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8004d9a:	2235      	movs	r2, #53	; 0x35
 8004d9c:	5c99      	ldrb	r1, [r3, r2]
 8004d9e:	2900      	cmp	r1, #0
 8004da0:	d005      	beq.n	8004dae <PWMC_IsFaultOccurred+0x36>
  {
    retVal |= MC_DP_FAULT;
 8004da2:	2180      	movs	r1, #128	; 0x80
 8004da4:	00c9      	lsls	r1, r1, #3
 8004da6:	4308      	orrs	r0, r1
    pHandle->driverProtectionFlag = false;
 8004da8:	2100      	movs	r1, #0
    retVal |= MC_DP_FAULT;
 8004daa:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 8004dac:	5499      	strb	r1, [r3, r2]
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8004dae:	bd10      	pop	{r4, pc}
 8004db0:	2440      	movs	r4, #64	; 0x40
  uint16_t retVal = MC_NO_FAULTS;
 8004db2:	2000      	movs	r0, #0
 8004db4:	e7ea      	b.n	8004d8c <PWMC_IsFaultOccurred+0x14>
 8004db6:	46c0      	nop			; (mov r8, r8)

08004db8 <SixPwm_Init>:
  * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 8004db8:	2380      	movs	r3, #128	; 0x80
 8004dba:	4a18      	ldr	r2, [pc, #96]	; (8004e1c <SixPwm_Init+0x64>)
 8004dbc:	031b      	lsls	r3, r3, #12
 8004dbe:	6811      	ldr	r1, [r2, #0]
  * @brief  It initializes TIMx, DMA1 and NVIC
  * @param  pHdl: handler of the current instance of the PWM component
  * @retval none
  */
__weak void SixPwm_Init( PWMC_SixPwm_Handle_t * pHandle )
{
 8004dc0:	b530      	push	{r4, r5, lr}
 8004dc2:	430b      	orrs	r3, r1
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8004dc4:	2181      	movs	r1, #129	; 0x81
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8004dc6:	2480      	movs	r4, #128	; 0x80
 8004dc8:	6013      	str	r3, [r2, #0]
    LL_RCC_HSE_EnableCSS();

    /* Peripheral clocks enabling END ----------------------------------------*/

    /* Clear TIMx break flag. */
    LL_TIM_ClearFlag_BRK( pHandle->pParams_str->TIMx );
 8004dca:	6c82      	ldr	r2, [r0, #72]	; 0x48
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8004dcc:	4249      	negs	r1, r1
 8004dce:	6813      	ldr	r3, [r2, #0]

	/* Clear the flags */
    pHandle->_Super.OverVoltageFlag = false;
    pHandle->_Super.OverCurrentFlag = false;
    pHandle->_Super.driverProtectionFlag = false;
    pHandle->FastDemagUpdated = true;
 8004dd0:	2501      	movs	r5, #1
 8004dd2:	6119      	str	r1, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8004dd4:	68d9      	ldr	r1, [r3, #12]
 8004dd6:	4321      	orrs	r1, r4
 8004dd8:	60d9      	str	r1, [r3, #12]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004dda:	2102      	movs	r1, #2
 8004ddc:	4249      	negs	r1, r1
 8004dde:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004de0:	6859      	ldr	r1, [r3, #4]
 8004de2:	3c10      	subs	r4, #16
 8004de4:	43a1      	bics	r1, r4
 8004de6:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->CCER, Channels);
 8004de8:	6a1c      	ldr	r4, [r3, #32]
 8004dea:	490d      	ldr	r1, [pc, #52]	; (8004e20 <SixPwm_Init+0x68>)
 8004dec:	4321      	orrs	r1, r4
 8004dee:	6219      	str	r1, [r3, #32]
    pHandle->_Super.driverProtectionFlag = false;
 8004df0:	2400      	movs	r4, #0
 8004df2:	2135      	movs	r1, #53	; 0x35
 8004df4:	5444      	strb	r4, [r0, r1]
    pHandle->FastDemagUpdated = true;
 8004df6:	3106      	adds	r1, #6
 8004df8:	5445      	strb	r5, [r0, r1]
    pHandle->_Super.hElAngle = 0;
 8004dfa:	6304      	str	r4, [r0, #48]	; 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004dfc:	6819      	ldr	r1, [r3, #0]
 8004dfe:	4329      	orrs	r1, r5
 8004e00:	6019      	str	r1, [r3, #0]
    LL_TIM_EnableCounter( pHandle->pParams_str->TIMx );
    if (pHandle->pParams_str->OCPolarity == LL_TIM_OCPOLARITY_HIGH)
 8004e02:	6893      	ldr	r3, [r2, #8]
 8004e04:	4259      	negs	r1, r3
 8004e06:	414b      	adcs	r3, r1
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	63c3      	str	r3, [r0, #60]	; 0x3c
    } 
    else
    {
      pHandle->NegOCPolarity = LL_TIM_OCPOLARITY_HIGH;
    }
    if (pHandle->pParams_str->OCNPolarity == LL_TIM_OCPOLARITY_HIGH)
 8004e0c:	68d3      	ldr	r3, [r2, #12]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d102      	bne.n	8004e18 <SixPwm_Init+0x60>
    {
      pHandle->NegOCNPolarity = LL_TIM_OCPOLARITY_LOW;
 8004e12:	3302      	adds	r3, #2
 8004e14:	6403      	str	r3, [r0, #64]	; 0x40
    else
    {
      pHandle->NegOCNPolarity = LL_TIM_OCPOLARITY_HIGH;
    } 
  }
}
 8004e16:	bd30      	pop	{r4, r5, pc}
      pHandle->NegOCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004e18:	6404      	str	r4, [r0, #64]	; 0x40
}
 8004e1a:	e7fc      	b.n	8004e16 <SixPwm_Init+0x5e>
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	00000555 	.word	0x00000555

08004e24 <PWMC_SetPhaseVoltage>:
* @param  new duty cycle value.
* @retval none
*/
__weak void PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, uint16_t DutyCycle )
{
  pHandle->CntPh = DutyCycle;
 8004e24:	8381      	strh	r1, [r0, #28]
}
 8004e26:	4770      	bx	lr

08004e28 <SixPwm_ApplyNextStep>:
*/
__weak bool SixPwm_ApplyNextStep( PWMC_SixPwm_Handle_t * pHandle )
{
  bool retVal = false;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
  if (pHandle->_Super.Step != pHandle->_Super.NextStep)
 8004e28:	232c      	movs	r3, #44	; 0x2c
 8004e2a:	222d      	movs	r2, #45	; 0x2d
{
 8004e2c:	b530      	push	{r4, r5, lr}
  if (pHandle->_Super.Step != pHandle->_Super.NextStep)
 8004e2e:	5cc1      	ldrb	r1, [r0, r3]
 8004e30:	5c83      	ldrb	r3, [r0, r2]
 8004e32:	428b      	cmp	r3, r1
 8004e34:	d00c      	beq.n	8004e50 <SixPwm_ApplyNextStep+0x28>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 8004e36:	2520      	movs	r5, #32
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8004e38:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	695c      	ldr	r4, [r3, #20]
 8004e3e:	432c      	orrs	r4, r5
 8004e40:	615c      	str	r4, [r3, #20]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004e42:	695c      	ldr	r4, [r3, #20]
 8004e44:	3d1f      	subs	r5, #31
 8004e46:	432c      	orrs	r4, r5
 8004e48:	615c      	str	r4, [r3, #20]
  {
    LL_TIM_GenerateEvent_COM( TIMx );
    LL_TIM_GenerateEvent_UPDATE( TIMx );
    pHandle->_Super.Step = pHandle->_Super.NextStep;
 8004e4a:	5481      	strb	r1, [r0, r2]
    retVal = true;
 8004e4c:	2001      	movs	r0, #1
  }
  return retVal;
}
 8004e4e:	bd30      	pop	{r4, r5, pc}
  bool retVal = false;
 8004e50:	2000      	movs	r0, #0
 8004e52:	e7fc      	b.n	8004e4e <SixPwm_ApplyNextStep+0x26>

08004e54 <SixPwm_IsFastDemagUpdated>:
* @param  pHandle Pointer on the target component instance.
* @retval bool FastDemag configuration has been updated
*/
__weak bool SixPwm_IsFastDemagUpdated( PWMC_SixPwm_Handle_t * pHandle )
{
  return (pHandle->FastDemagUpdated);
 8004e54:	233b      	movs	r3, #59	; 0x3b
 8004e56:	5cc0      	ldrb	r0, [r0, r3]
}
 8004e58:	4770      	bx	lr
 8004e5a:	46c0      	nop			; (mov r8, r8)

08004e5c <SixPwm_ResetOCPolarity>:
* @brief  It resets the polarity of the timer PWM channel outputs to default.
* @param  pHandle Pointer on the target component instance.
* @retval none
*/
__weak void SixPwm_ResetOCPolarity( PWMC_SixPwm_Handle_t * pHandle )
{
 8004e5c:	b510      	push	{r4, lr}
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8004e5e:	2402      	movs	r4, #2
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8004e60:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004e62:	680b      	ldr	r3, [r1, #0]
  LL_TIM_OC_SetPolarity( TIMx, LL_TIM_CHANNEL_CH1, pHandle->pParams_str->OCPolarity);
 8004e64:	6888      	ldr	r0, [r1, #8]
 8004e66:	6a1a      	ldr	r2, [r3, #32]
  LL_TIM_OC_SetPolarity( TIMx, LL_TIM_CHANNEL_CH1N, pHandle->pParams_str->OCNPolarity);
 8004e68:	68c9      	ldr	r1, [r1, #12]
 8004e6a:	43a2      	bics	r2, r4
 8004e6c:	4302      	orrs	r2, r0
 8004e6e:	621a      	str	r2, [r3, #32]
 8004e70:	6a1a      	ldr	r2, [r3, #32]
 8004e72:	3406      	adds	r4, #6
 8004e74:	43a2      	bics	r2, r4
 8004e76:	008c      	lsls	r4, r1, #2
 8004e78:	4322      	orrs	r2, r4
 8004e7a:	2420      	movs	r4, #32
 8004e7c:	621a      	str	r2, [r3, #32]
 8004e7e:	6a1a      	ldr	r2, [r3, #32]
 8004e80:	43a2      	bics	r2, r4
 8004e82:	0104      	lsls	r4, r0, #4
 8004e84:	4322      	orrs	r2, r4
 8004e86:	2480      	movs	r4, #128	; 0x80
 8004e88:	621a      	str	r2, [r3, #32]
 8004e8a:	6a1a      	ldr	r2, [r3, #32]
 8004e8c:	0200      	lsls	r0, r0, #8
 8004e8e:	43a2      	bics	r2, r4
 8004e90:	018c      	lsls	r4, r1, #6
 8004e92:	4322      	orrs	r2, r4
 8004e94:	621a      	str	r2, [r3, #32]
 8004e96:	6a1a      	ldr	r2, [r3, #32]
 8004e98:	4c05      	ldr	r4, [pc, #20]	; (8004eb0 <SixPwm_ResetOCPolarity+0x54>)
 8004e9a:	0289      	lsls	r1, r1, #10
 8004e9c:	4022      	ands	r2, r4
 8004e9e:	4302      	orrs	r2, r0
 8004ea0:	621a      	str	r2, [r3, #32]
 8004ea2:	6a1a      	ldr	r2, [r3, #32]
 8004ea4:	4803      	ldr	r0, [pc, #12]	; (8004eb4 <SixPwm_ResetOCPolarity+0x58>)
 8004ea6:	4002      	ands	r2, r0
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	621a      	str	r2, [r3, #32]
  LL_TIM_OC_SetPolarity( TIMx, LL_TIM_CHANNEL_CH2, pHandle->pParams_str->OCPolarity);
  LL_TIM_OC_SetPolarity( TIMx, LL_TIM_CHANNEL_CH2N, pHandle->pParams_str->OCNPolarity);
  LL_TIM_OC_SetPolarity( TIMx, LL_TIM_CHANNEL_CH3, pHandle->pParams_str->OCPolarity);
  LL_TIM_OC_SetPolarity( TIMx, LL_TIM_CHANNEL_CH3N, pHandle->pParams_str->OCNPolarity);
}
 8004eac:	bd10      	pop	{r4, pc}
 8004eae:	46c0      	nop			; (mov r8, r8)
 8004eb0:	fffffdff 	.word	0xfffffdff
 8004eb4:	fffff7ff 	.word	0xfffff7ff

08004eb8 <SixPwm_LoadNextStep>:
{
 8004eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eba:	46c6      	mov	lr, r8
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8004ebc:	6c83      	ldr	r3, [r0, #72]	; 0x48
{
 8004ebe:	b500      	push	{lr}
 8004ec0:	0004      	movs	r4, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8004ec2:	681d      	ldr	r5, [r3, #0]
{
 8004ec4:	000e      	movs	r6, r1
  pHandle->_Super.NextStep = PWMC_ElAngleToStep(&(pHandle->_Super));
 8004ec6:	f7ff ff23 	bl	8004d10 <PWMC_ElAngleToStep>
 8004eca:	232c      	movs	r3, #44	; 0x2c
 8004ecc:	54e0      	strb	r0, [r4, r3]
  if (pHandle->_Super.Step != pHandle->_Super.NextStep) 
 8004ece:	3301      	adds	r3, #1
 8004ed0:	5ce3      	ldrb	r3, [r4, r3]
 8004ed2:	4283      	cmp	r3, r0
 8004ed4:	d01e      	beq.n	8004f14 <SixPwm_LoadNextStep+0x5c>
    pHandle->DemagCounter = 0;	  
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	2200      	movs	r2, #0
 8004eda:	4698      	mov	r8, r3
 8004edc:	2344      	movs	r3, #68	; 0x44
    if (pHandle->_Super.ModUpdateReq == ENABLE_FAST_DEMAG) 
 8004ede:	2737      	movs	r7, #55	; 0x37
    pHandle->DemagCounter = 0;	  
 8004ee0:	52e2      	strh	r2, [r4, r3]
    if (pHandle->_Super.ModUpdateReq == ENABLE_FAST_DEMAG) 
 8004ee2:	5de3      	ldrb	r3, [r4, r7]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d011      	beq.n	8004f0c <SixPwm_LoadNextStep+0x54>
    if (pHandle->_Super.ModUpdateReq == DISABLE_FAST_DEMAG) 
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d100      	bne.n	8004eee <SixPwm_LoadNextStep+0x36>
 8004eec:	e0c0      	b.n	8005070 <SixPwm_LoadNextStep+0x1b8>
    if (pHandle->_Super.ModUpdateReq == ENABLE_QUASI_SYNCH) 
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d154      	bne.n	8004f9c <SixPwm_LoadNextStep+0xe4>
      pHandle->QuasiSynchDecay = true;
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	3335      	adds	r3, #53	; 0x35
 8004ef6:	54e2      	strb	r2, [r4, r3]
      pHandle->_Super.ModUpdateReq = NO_REQUEST;
 8004ef8:	4643      	mov	r3, r8
 8004efa:	55e3      	strb	r3, [r4, r7]
      switch ( pHandle->_Super.NextStep )
 8004efc:	232c      	movs	r3, #44	; 0x2c
 8004efe:	5ce3      	ldrb	r3, [r4, r3]
 8004f00:	2b05      	cmp	r3, #5
 8004f02:	d82d      	bhi.n	8004f60 <SixPwm_LoadNextStep+0xa8>
 8004f04:	4ac9      	ldr	r2, [pc, #804]	; (800522c <SixPwm_LoadNextStep+0x374>)
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	58d3      	ldr	r3, [r2, r3]
 8004f0a:	469f      	mov	pc, r3
      pHandle->FastDemag = true;
 8004f0c:	3239      	adds	r2, #57	; 0x39
 8004f0e:	54a3      	strb	r3, [r4, r2]
      pHandle->_Super.ModUpdateReq = NO_REQUEST;
 8004f10:	4643      	mov	r3, r8
 8004f12:	55e3      	strb	r3, [r4, r7]
    if ( pHandle->QuasiSynchDecay == true)
 8004f14:	2338      	movs	r3, #56	; 0x38
 8004f16:	5ce3      	ldrb	r3, [r4, r3]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1ef      	bne.n	8004efc <SixPwm_LoadNextStep+0x44>
    else if (( pHandle->FastDemag == true ) && ( pHandle->DemagCounter < (pHandle->_Super.DemagCounterThreshold )))
 8004f1c:	2339      	movs	r3, #57	; 0x39
 8004f1e:	5ce3      	ldrb	r3, [r4, r3]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d120      	bne.n	8004f66 <SixPwm_LoadNextStep+0xae>
    else if ( pHandle->_Super.AlignFlag == 1 )
 8004f24:	222a      	movs	r2, #42	; 0x2a
 8004f26:	5ea3      	ldrsh	r3, [r4, r2]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d100      	bne.n	8004f2e <SixPwm_LoadNextStep+0x76>
 8004f2c:	e0b1      	b.n	8005092 <SixPwm_LoadNextStep+0x1da>
    else if ( pHandle->_Super.AlignFlag == -1 )
 8004f2e:	3301      	adds	r3, #1
 8004f30:	d03f      	beq.n	8004fb2 <SixPwm_LoadNextStep+0xfa>
      if (pHandle->DemagCounter >= pHandle->_Super.DemagCounterThreshold )
 8004f32:	2344      	movs	r3, #68	; 0x44
 8004f34:	5ae2      	ldrh	r2, [r4, r3]
 8004f36:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d300      	bcc.n	8004f3e <SixPwm_LoadNextStep+0x86>
 8004f3c:	e0b2      	b.n	80050a4 <SixPwm_LoadNextStep+0x1ec>
      switch ( pHandle->_Super.NextStep )
 8004f3e:	232c      	movs	r3, #44	; 0x2c
 8004f40:	5ce3      	ldrb	r3, [r4, r3]
 8004f42:	2b05      	cmp	r3, #5
 8004f44:	d80c      	bhi.n	8004f60 <SixPwm_LoadNextStep+0xa8>
 8004f46:	4aba      	ldr	r2, [pc, #744]	; (8005230 <SixPwm_LoadNextStep+0x378>)
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	58d3      	ldr	r3, [r2, r3]
 8004f4c:	469f      	mov	pc, r3
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004f4e:	2200      	movs	r2, #0
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8004f50:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004f52:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004f54:	63aa      	str	r2, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004f56:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8004f58:	6a2a      	ldr	r2, [r5, #32]
 8004f5a:	4bb6      	ldr	r3, [pc, #728]	; (8005234 <SixPwm_LoadNextStep+0x37c>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	622b      	str	r3, [r5, #32]
}
 8004f60:	bc80      	pop	{r7}
 8004f62:	46b8      	mov	r8, r7
 8004f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (( pHandle->FastDemag == true ) && ( pHandle->DemagCounter < (pHandle->_Super.DemagCounterThreshold )))
 8004f66:	2344      	movs	r3, #68	; 0x44
 8004f68:	5ae2      	ldrh	r2, [r4, r3]
 8004f6a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d2d9      	bcs.n	8004f24 <SixPwm_LoadNextStep+0x6c>
      pHandle->FastDemagUpdated = false;
 8004f70:	233b      	movs	r3, #59	; 0x3b
 8004f72:	2200      	movs	r2, #0
 8004f74:	54e2      	strb	r2, [r4, r3]
      if (Direction > 0)
 8004f76:	2e00      	cmp	r6, #0
 8004f78:	dc00      	bgt.n	8004f7c <SixPwm_LoadNextStep+0xc4>
 8004f7a:	e09e      	b.n	80050ba <SixPwm_LoadNextStep+0x202>
        CCWFastDemagPolarity = pHandle->pParams_str->OCPolarity;
 8004f7c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        CWFastDemagPulse = pHandle->_Super.CntPh;
 8004f7e:	8ba7      	ldrh	r7, [r4, #28]
        CCWFastDemagPolarity = pHandle->pParams_str->OCPolarity;
 8004f80:	6899      	ldr	r1, [r3, #8]
        CCWFastDemagNPolarity = pHandle->pParams_str->OCNPolarity;
 8004f82:	68da      	ldr	r2, [r3, #12]
        CCWFastDemagPulse = 0;
 8004f84:	2300      	movs	r3, #0
 8004f86:	469c      	mov	ip, r3
        CWFastDemagPolarity = pHandle->NegOCPolarity;
 8004f88:	6be6      	ldr	r6, [r4, #60]	; 0x3c
        CWFastDemagNPolarity = pHandle->NegOCNPolarity;
 8004f8a:	6c20      	ldr	r0, [r4, #64]	; 0x40
      switch ( pHandle->_Super.NextStep )
 8004f8c:	232c      	movs	r3, #44	; 0x2c
 8004f8e:	5ce3      	ldrb	r3, [r4, r3]
 8004f90:	2b05      	cmp	r3, #5
 8004f92:	d8e5      	bhi.n	8004f60 <SixPwm_LoadNextStep+0xa8>
 8004f94:	4ca8      	ldr	r4, [pc, #672]	; (8005238 <SixPwm_LoadNextStep+0x380>)
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	58e3      	ldr	r3, [r4, r3]
 8004f9a:	469f      	mov	pc, r3
    if (pHandle->_Super.ModUpdateReq == DISABLE_QUASI_SYNCH) 
 8004f9c:	2b04      	cmp	r3, #4
 8004f9e:	d1b9      	bne.n	8004f14 <SixPwm_LoadNextStep+0x5c>
      pHandle->QuasiSynchDecay = false;
 8004fa0:	2338      	movs	r3, #56	; 0x38
 8004fa2:	4642      	mov	r2, r8
 8004fa4:	54e2      	strb	r2, [r4, r3]
    else if (( pHandle->FastDemag == true ) && ( pHandle->DemagCounter < (pHandle->_Super.DemagCounterThreshold )))
 8004fa6:	2339      	movs	r3, #57	; 0x39
      pHandle->_Super.ModUpdateReq = NO_REQUEST;
 8004fa8:	55e2      	strb	r2, [r4, r7]
    else if (( pHandle->FastDemag == true ) && ( pHandle->DemagCounter < (pHandle->_Super.DemagCounterThreshold )))
 8004faa:	5ce3      	ldrb	r3, [r4, r3]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0b9      	beq.n	8004f24 <SixPwm_LoadNextStep+0x6c>
 8004fb0:	e7d9      	b.n	8004f66 <SixPwm_LoadNextStep+0xae>
      switch ( pHandle->_Super.NextStep )
 8004fb2:	232c      	movs	r3, #44	; 0x2c
 8004fb4:	5ce3      	ldrb	r3, [r4, r3]
 8004fb6:	2b05      	cmp	r3, #5
 8004fb8:	d8ce      	bhi.n	8004f58 <SixPwm_LoadNextStep+0xa0>
 8004fba:	4aa0      	ldr	r2, [pc, #640]	; (800523c <SixPwm_LoadNextStep+0x384>)
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	58d3      	ldr	r3, [r2, r3]
 8004fc0:	469f      	mov	pc, r3
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8004fc2:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004fc4:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004fca:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8004fcc:	6a2a      	ldr	r2, [r5, #32]
 8004fce:	4b9c      	ldr	r3, [pc, #624]	; (8005240 <SixPwm_LoadNextStep+0x388>)
 8004fd0:	4313      	orrs	r3, r2
  CLEAR_BIT(TIMx->CCER, Channels);
 8004fd2:	2254      	movs	r2, #84	; 0x54
  SET_BIT(TIMx->CCER, Channels);
 8004fd4:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8004fd6:	6a2b      	ldr	r3, [r5, #32]
 8004fd8:	4393      	bics	r3, r2
 8004fda:	622b      	str	r3, [r5, #32]
}
 8004fdc:	e7c0      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004fde:	2300      	movs	r3, #0
 8004fe0:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004fe2:	63ab      	str	r3, [r5, #56]	; 0x38
          LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8004fe4:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004fe6:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8004fe8:	2306      	movs	r3, #6
 8004fea:	6a2a      	ldr	r2, [r5, #32]
 8004fec:	33ff      	adds	r3, #255	; 0xff
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8004ff2:	6a2b      	ldr	r3, [r5, #32]
 8004ff4:	4a93      	ldr	r2, [pc, #588]	; (8005244 <SixPwm_LoadNextStep+0x38c>)
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	622b      	str	r3, [r5, #32]
}
 8004ffa:	e7b1      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005000:	63ab      	str	r3, [r5, #56]	; 0x38
          LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005002:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005004:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8005006:	23a8      	movs	r3, #168	; 0xa8
 8005008:	6a2a      	ldr	r2, [r5, #32]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4313      	orrs	r3, r2
 800500e:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8005010:	6a2b      	ldr	r3, [r5, #32]
 8005012:	4a8d      	ldr	r2, [pc, #564]	; (8005248 <SixPwm_LoadNextStep+0x390>)
 8005014:	4013      	ands	r3, r2
 8005016:	622b      	str	r3, [r5, #32]
}
 8005018:	e7a2      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 800501a:	8ba3      	ldrh	r3, [r4, #28]
  SET_BIT(TIMx->CCER, Channels);
 800501c:	2251      	movs	r2, #81	; 0x51
  WRITE_REG(TIMx->CCR1, CompareValue);
 800501e:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005020:	2300      	movs	r3, #0
 8005022:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005024:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8005026:	6a2b      	ldr	r3, [r5, #32]
 8005028:	4313      	orrs	r3, r2
 800502a:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800502c:	6a2b      	ldr	r3, [r5, #32]
 800502e:	4a87      	ldr	r2, [pc, #540]	; (800524c <SixPwm_LoadNextStep+0x394>)
 8005030:	4013      	ands	r3, r2
 8005032:	622b      	str	r3, [r5, #32]
}
 8005034:	e794      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005036:	2300      	movs	r3, #0
 8005038:	636b      	str	r3, [r5, #52]	; 0x34
          LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 800503a:	8ba2      	ldrh	r2, [r4, #28]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800503c:	63aa      	str	r2, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800503e:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8005040:	23a2      	movs	r3, #162	; 0xa2
 8005042:	6a2a      	ldr	r2, [r5, #32]
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	4313      	orrs	r3, r2
  CLEAR_BIT(TIMx->CCER, Channels);
 8005048:	2245      	movs	r2, #69	; 0x45
  SET_BIT(TIMx->CCER, Channels);
 800504a:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800504c:	6a2b      	ldr	r3, [r5, #32]
 800504e:	4393      	bics	r3, r2
 8005050:	622b      	str	r3, [r5, #32]
}
 8005052:	e785      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005054:	2300      	movs	r3, #0
 8005056:	636b      	str	r3, [r5, #52]	; 0x34
          LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005058:	8ba2      	ldrh	r2, [r4, #28]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800505a:	63aa      	str	r2, [r5, #56]	; 0x38
  SET_BIT(TIMx->CCER, Channels);
 800505c:	2215      	movs	r2, #21
  WRITE_REG(TIMx->CCR3, CompareValue);
 800505e:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 8005060:	6a2b      	ldr	r3, [r5, #32]
 8005062:	4313      	orrs	r3, r2
 8005064:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8005066:	6a2b      	ldr	r3, [r5, #32]
 8005068:	4a79      	ldr	r2, [pc, #484]	; (8005250 <SixPwm_LoadNextStep+0x398>)
 800506a:	4013      	ands	r3, r2
 800506c:	622b      	str	r3, [r5, #32]
}
 800506e:	e777      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
      SixPwm_ResetOCPolarity(pHandle);
 8005070:	0020      	movs	r0, r4
 8005072:	f7ff fef3 	bl	8004e5c <SixPwm_ResetOCPolarity>
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 8005076:	2220      	movs	r2, #32
 8005078:	696b      	ldr	r3, [r5, #20]
 800507a:	4313      	orrs	r3, r2
 800507c:	616b      	str	r3, [r5, #20]
      pHandle->FastDemag = false;
 800507e:	4642      	mov	r2, r8
 8005080:	2339      	movs	r3, #57	; 0x39
 8005082:	54e2      	strb	r2, [r4, r3]
    if ( pHandle->QuasiSynchDecay == true)
 8005084:	2338      	movs	r3, #56	; 0x38
      pHandle->_Super.ModUpdateReq = NO_REQUEST;
 8005086:	55e2      	strb	r2, [r4, r7]
    if ( pHandle->QuasiSynchDecay == true)
 8005088:	5ce3      	ldrb	r3, [r4, r3]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d100      	bne.n	8005090 <SixPwm_LoadNextStep+0x1d8>
 800508e:	e745      	b.n	8004f1c <SixPwm_LoadNextStep+0x64>
 8005090:	e734      	b.n	8004efc <SixPwm_LoadNextStep+0x44>
      switch ( pHandle->_Super.NextStep )
 8005092:	332b      	adds	r3, #43	; 0x2b
 8005094:	5ce3      	ldrb	r3, [r4, r3]
 8005096:	2b05      	cmp	r3, #5
 8005098:	d900      	bls.n	800509c <SixPwm_LoadNextStep+0x1e4>
 800509a:	e75d      	b.n	8004f58 <SixPwm_LoadNextStep+0xa0>
 800509c:	4a6d      	ldr	r2, [pc, #436]	; (8005254 <SixPwm_LoadNextStep+0x39c>)
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	58d3      	ldr	r3, [r2, r3]
 80050a2:	469f      	mov	pc, r3
        pHandle->FastDemagUpdated = true;
 80050a4:	233b      	movs	r3, #59	; 0x3b
 80050a6:	2201      	movs	r2, #1
        SixPwm_ResetOCPolarity(pHandle);
 80050a8:	0020      	movs	r0, r4
        pHandle->FastDemagUpdated = true;
 80050aa:	54e2      	strb	r2, [r4, r3]
        SixPwm_ResetOCPolarity(pHandle);
 80050ac:	f7ff fed6 	bl	8004e5c <SixPwm_ResetOCPolarity>
 80050b0:	2220      	movs	r2, #32
 80050b2:	696b      	ldr	r3, [r5, #20]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	616b      	str	r3, [r5, #20]
}
 80050b8:	e741      	b.n	8004f3e <SixPwm_LoadNextStep+0x86>
        CCWFastDemagPulse = pHandle->_Super.CntPh;
 80050ba:	8ba3      	ldrh	r3, [r4, #28]
        CWFastDemagPulse = 0;
 80050bc:	2700      	movs	r7, #0
        CCWFastDemagPulse = pHandle->_Super.CntPh;
 80050be:	469c      	mov	ip, r3
        CWFastDemagPolarity = pHandle->pParams_str->OCPolarity;
 80050c0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        CCWFastDemagPolarity = pHandle->NegOCPolarity;
 80050c2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
        CWFastDemagPolarity = pHandle->pParams_str->OCPolarity;
 80050c4:	689e      	ldr	r6, [r3, #8]
        CWFastDemagNPolarity = pHandle->pParams_str->OCNPolarity;
 80050c6:	68d8      	ldr	r0, [r3, #12]
        CCWFastDemagNPolarity = pHandle->NegOCNPolarity;
 80050c8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80050ca:	e75f      	b.n	8004f8c <SixPwm_LoadNextStep+0xd4>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80050cc:	2300      	movs	r3, #0
 80050ce:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80050d0:	63ab      	str	r3, [r5, #56]	; 0x38
          LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 80050d2:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80050d4:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 80050d6:	6a2a      	ldr	r2, [r5, #32]
 80050d8:	4b5f      	ldr	r3, [pc, #380]	; (8005258 <SixPwm_LoadNextStep+0x3a0>)
 80050da:	4313      	orrs	r3, r2
  CLEAR_BIT(TIMx->CCER, Channels);
 80050dc:	2250      	movs	r2, #80	; 0x50
  SET_BIT(TIMx->CCER, Channels);
 80050de:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80050e0:	6a2b      	ldr	r3, [r5, #32]
 80050e2:	4393      	bics	r3, r2
 80050e4:	622b      	str	r3, [r5, #32]
}
 80050e6:	e73b      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80050e8:	2300      	movs	r3, #0
 80050ea:	636b      	str	r3, [r5, #52]	; 0x34
          LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 80050ec:	8ba2      	ldrh	r2, [r4, #28]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80050ee:	63aa      	str	r2, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80050f0:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 80050f2:	2255      	movs	r2, #85	; 0x55
 80050f4:	6a2b      	ldr	r3, [r5, #32]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80050fa:	6a2b      	ldr	r3, [r5, #32]
 80050fc:	4a57      	ldr	r2, [pc, #348]	; (800525c <SixPwm_LoadNextStep+0x3a4>)
 80050fe:	4013      	ands	r3, r2
 8005100:	622b      	str	r3, [r5, #32]
}
 8005102:	e72d      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005104:	2300      	movs	r3, #0
 8005106:	636b      	str	r3, [r5, #52]	; 0x34
          LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005108:	8ba2      	ldrh	r2, [r4, #28]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800510a:	63aa      	str	r2, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800510c:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(TIMx->CCER, Channels);
 800510e:	23aa      	movs	r3, #170	; 0xaa
 8005110:	6a2a      	ldr	r2, [r5, #32]
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	4313      	orrs	r3, r2
  CLEAR_BIT(TIMx->CCER, Channels);
 8005116:	2205      	movs	r2, #5
  SET_BIT(TIMx->CCER, Channels);
 8005118:	622b      	str	r3, [r5, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800511a:	6a2b      	ldr	r3, [r5, #32]
 800511c:	4393      	bics	r3, r2
 800511e:	622b      	str	r3, [r5, #32]
}
 8005120:	e71e      	b.n	8004f60 <SixPwm_LoadNextStep+0xa8>
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005122:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005124:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005126:	2300      	movs	r3, #0
 8005128:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800512a:	e7e1      	b.n	80050f0 <SixPwm_LoadNextStep+0x238>
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 800512c:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800512e:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005130:	2300      	movs	r3, #0
 8005132:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005134:	e7ce      	b.n	80050d4 <SixPwm_LoadNextStep+0x21c>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005136:	2300      	movs	r3, #0
 8005138:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800513a:	63ab      	str	r3, [r5, #56]	; 0x38
          LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 800513c:	8ba3      	ldrh	r3, [r4, #28]
 800513e:	e7e5      	b.n	800510c <SixPwm_LoadNextStep+0x254>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005140:	2300      	movs	r3, #0
 8005142:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005144:	63ab      	str	r3, [r5, #56]	; 0x38
          LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005146:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005148:	63eb      	str	r3, [r5, #60]	; 0x3c
}
 800514a:	e705      	b.n	8004f58 <SixPwm_LoadNextStep+0xa0>
  WRITE_REG(TIMx->CCR1, CompareValue);
 800514c:	2300      	movs	r3, #0
 800514e:	636b      	str	r3, [r5, #52]	; 0x34
          LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005150:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005152:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005154:	63eb      	str	r3, [r5, #60]	; 0x3c
}
 8005156:	e6ff      	b.n	8004f58 <SixPwm_LoadNextStep+0xa0>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005158:	2300      	movs	r3, #0
 800515a:	636b      	str	r3, [r5, #52]	; 0x34
          LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 800515c:	8ba2      	ldrh	r2, [r4, #28]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800515e:	63aa      	str	r2, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005160:	63eb      	str	r3, [r5, #60]	; 0x3c
}
 8005162:	e6f9      	b.n	8004f58 <SixPwm_LoadNextStep+0xa0>
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005164:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005166:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005168:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800516a:	2300      	movs	r3, #0
 800516c:	63eb      	str	r3, [r5, #60]	; 0x3c
}
 800516e:	e6f3      	b.n	8004f58 <SixPwm_LoadNextStep+0xa0>
          LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPh );
 8005170:	8ba3      	ldrh	r3, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005172:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005174:	2300      	movs	r3, #0
 8005176:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005178:	63eb      	str	r3, [r5, #60]	; 0x3c
}
 800517a:	e6ed      	b.n	8004f58 <SixPwm_LoadNextStep+0xa0>
  WRITE_REG(TIMx->CCR2, CompareValue);
 800517c:	2300      	movs	r3, #0
  WRITE_REG(TIMx->CCR1, CompareValue);
 800517e:	636f      	str	r7, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005180:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005182:	4663      	mov	r3, ip
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8005184:	2202      	movs	r2, #2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005186:	63eb      	str	r3, [r5, #60]	; 0x3c
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8005188:	6a2b      	ldr	r3, [r5, #32]
 800518a:	4393      	bics	r3, r2
 800518c:	4333      	orrs	r3, r6
 800518e:	622b      	str	r3, [r5, #32]
 8005190:	6a2b      	ldr	r3, [r5, #32]
 8005192:	4a33      	ldr	r2, [pc, #204]	; (8005260 <SixPwm_LoadNextStep+0x3a8>)
 8005194:	0236      	lsls	r6, r6, #8
 8005196:	4013      	ands	r3, r2
 8005198:	2208      	movs	r2, #8
 800519a:	4333      	orrs	r3, r6
 800519c:	622b      	str	r3, [r5, #32]
 800519e:	6a2b      	ldr	r3, [r5, #32]
 80051a0:	4393      	bics	r3, r2
 80051a2:	0082      	lsls	r2, r0, #2
 80051a4:	4313      	orrs	r3, r2
 80051a6:	622b      	str	r3, [r5, #32]
 80051a8:	6a2b      	ldr	r3, [r5, #32]
 80051aa:	4a2e      	ldr	r2, [pc, #184]	; (8005264 <SixPwm_LoadNextStep+0x3ac>)
 80051ac:	0280      	lsls	r0, r0, #10
 80051ae:	4013      	ands	r3, r2
 80051b0:	4303      	orrs	r3, r0
 80051b2:	622b      	str	r3, [r5, #32]
  SET_BIT(TIMx->CCER, Channels);
 80051b4:	e78f      	b.n	80050d6 <SixPwm_LoadNextStep+0x21e>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80051b6:	4663      	mov	r3, ip
 80051b8:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR3, CompareValue);
 80051ba:	2300      	movs	r3, #0
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80051bc:	2002      	movs	r0, #2
  WRITE_REG(TIMx->CCR2, CompareValue);
 80051be:	63af      	str	r7, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80051c0:	63eb      	str	r3, [r5, #60]	; 0x3c
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80051c2:	6a2b      	ldr	r3, [r5, #32]
 80051c4:	4383      	bics	r3, r0
 80051c6:	430b      	orrs	r3, r1
 80051c8:	622b      	str	r3, [r5, #32]
 80051ca:	6a2b      	ldr	r3, [r5, #32]
 80051cc:	301e      	adds	r0, #30
 80051ce:	4383      	bics	r3, r0
 80051d0:	0109      	lsls	r1, r1, #4
 80051d2:	4319      	orrs	r1, r3
 80051d4:	6229      	str	r1, [r5, #32]
 80051d6:	2108      	movs	r1, #8
 80051d8:	6a2b      	ldr	r3, [r5, #32]
 80051da:	438b      	bics	r3, r1
 80051dc:	0091      	lsls	r1, r2, #2
 80051de:	430b      	orrs	r3, r1
 80051e0:	2180      	movs	r1, #128	; 0x80
 80051e2:	622b      	str	r3, [r5, #32]
 80051e4:	6a2b      	ldr	r3, [r5, #32]
 80051e6:	0192      	lsls	r2, r2, #6
 80051e8:	438b      	bics	r3, r1
 80051ea:	431a      	orrs	r2, r3
 80051ec:	622a      	str	r2, [r5, #32]
  SET_BIT(TIMx->CCER, Channels);
 80051ee:	e780      	b.n	80050f2 <SixPwm_LoadNextStep+0x23a>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80051f0:	2300      	movs	r3, #0
 80051f2:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80051f4:	4663      	mov	r3, ip
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80051f6:	2220      	movs	r2, #32
  WRITE_REG(TIMx->CCR2, CompareValue);
 80051f8:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80051fa:	63ef      	str	r7, [r5, #60]	; 0x3c
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80051fc:	6a2b      	ldr	r3, [r5, #32]
 80051fe:	4393      	bics	r3, r2
 8005200:	0132      	lsls	r2, r6, #4
 8005202:	4313      	orrs	r3, r2
 8005204:	622b      	str	r3, [r5, #32]
 8005206:	6a2b      	ldr	r3, [r5, #32]
 8005208:	4a15      	ldr	r2, [pc, #84]	; (8005260 <SixPwm_LoadNextStep+0x3a8>)
 800520a:	0236      	lsls	r6, r6, #8
 800520c:	4013      	ands	r3, r2
 800520e:	2280      	movs	r2, #128	; 0x80
 8005210:	431e      	orrs	r6, r3
 8005212:	622e      	str	r6, [r5, #32]
 8005214:	6a2b      	ldr	r3, [r5, #32]
 8005216:	4393      	bics	r3, r2
 8005218:	0182      	lsls	r2, r0, #6
 800521a:	4313      	orrs	r3, r2
 800521c:	622b      	str	r3, [r5, #32]
 800521e:	6a2b      	ldr	r3, [r5, #32]
 8005220:	4a10      	ldr	r2, [pc, #64]	; (8005264 <SixPwm_LoadNextStep+0x3ac>)
 8005222:	0280      	lsls	r0, r0, #10
 8005224:	4013      	ands	r3, r2
 8005226:	4318      	orrs	r0, r3
 8005228:	6228      	str	r0, [r5, #32]
  SET_BIT(TIMx->CCER, Channels);
 800522a:	e770      	b.n	800510e <SixPwm_LoadNextStep+0x256>
 800522c:	08006040 	.word	0x08006040
 8005230:	08006058 	.word	0x08006058
 8005234:	00000555 	.word	0x00000555
 8005238:	08006070 	.word	0x08006070
 800523c:	08006088 	.word	0x08006088
 8005240:	00000501 	.word	0x00000501
 8005244:	fffffbaf 	.word	0xfffffbaf
 8005248:	fffffbfa 	.word	0xfffffbfa
 800524c:	fffffafb 	.word	0xfffffafb
 8005250:	fffffabf 	.word	0xfffffabf
 8005254:	080060a0 	.word	0x080060a0
 8005258:	00000505 	.word	0x00000505
 800525c:	fffffaff 	.word	0xfffffaff
 8005260:	fffffdff 	.word	0xfffffdff
 8005264:	fffff7ff 	.word	0xfffff7ff
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005268:	2300      	movs	r3, #0
  WRITE_REG(TIMx->CCR1, CompareValue);
 800526a:	636f      	str	r7, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800526c:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800526e:	4663      	mov	r3, ip
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8005270:	2002      	movs	r0, #2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005272:	63eb      	str	r3, [r5, #60]	; 0x3c
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8005274:	6a2b      	ldr	r3, [r5, #32]
 8005276:	4383      	bics	r3, r0
 8005278:	430b      	orrs	r3, r1
 800527a:	622b      	str	r3, [r5, #32]
 800527c:	6a2b      	ldr	r3, [r5, #32]
 800527e:	4826      	ldr	r0, [pc, #152]	; (8005318 <SixPwm_LoadNextStep+0x460>)
 8005280:	0209      	lsls	r1, r1, #8
 8005282:	4003      	ands	r3, r0
 8005284:	4319      	orrs	r1, r3
 8005286:	6229      	str	r1, [r5, #32]
 8005288:	2108      	movs	r1, #8
 800528a:	6a2b      	ldr	r3, [r5, #32]
 800528c:	438b      	bics	r3, r1
 800528e:	0091      	lsls	r1, r2, #2
 8005290:	430b      	orrs	r3, r1
 8005292:	622b      	str	r3, [r5, #32]
 8005294:	6a2b      	ldr	r3, [r5, #32]
 8005296:	4921      	ldr	r1, [pc, #132]	; (800531c <SixPwm_LoadNextStep+0x464>)
 8005298:	0292      	lsls	r2, r2, #10
 800529a:	400b      	ands	r3, r1
 800529c:	431a      	orrs	r2, r3
 800529e:	622a      	str	r2, [r5, #32]
  SET_BIT(TIMx->CCER, Channels);
 80052a0:	e719      	b.n	80050d6 <SixPwm_LoadNextStep+0x21e>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80052a2:	4663      	mov	r3, ip
 80052a4:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR3, CompareValue);
 80052a6:	2300      	movs	r3, #0
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80052a8:	2202      	movs	r2, #2
  WRITE_REG(TIMx->CCR2, CompareValue);
 80052aa:	63af      	str	r7, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80052ac:	63eb      	str	r3, [r5, #60]	; 0x3c
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80052ae:	6a2b      	ldr	r3, [r5, #32]
 80052b0:	4393      	bics	r3, r2
 80052b2:	4333      	orrs	r3, r6
 80052b4:	622b      	str	r3, [r5, #32]
 80052b6:	6a2b      	ldr	r3, [r5, #32]
 80052b8:	321e      	adds	r2, #30
 80052ba:	4393      	bics	r3, r2
 80052bc:	0136      	lsls	r6, r6, #4
 80052be:	431e      	orrs	r6, r3
 80052c0:	622e      	str	r6, [r5, #32]
 80052c2:	6a2b      	ldr	r3, [r5, #32]
 80052c4:	3a18      	subs	r2, #24
 80052c6:	4393      	bics	r3, r2
 80052c8:	0082      	lsls	r2, r0, #2
 80052ca:	4313      	orrs	r3, r2
 80052cc:	2280      	movs	r2, #128	; 0x80
 80052ce:	622b      	str	r3, [r5, #32]
 80052d0:	6a2b      	ldr	r3, [r5, #32]
 80052d2:	0180      	lsls	r0, r0, #6
 80052d4:	4393      	bics	r3, r2
 80052d6:	4318      	orrs	r0, r3
 80052d8:	6228      	str	r0, [r5, #32]
  SET_BIT(TIMx->CCER, Channels);
 80052da:	e70a      	b.n	80050f2 <SixPwm_LoadNextStep+0x23a>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80052dc:	2300      	movs	r3, #0
 80052de:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80052e0:	4663      	mov	r3, ip
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80052e2:	2020      	movs	r0, #32
  WRITE_REG(TIMx->CCR2, CompareValue);
 80052e4:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80052e6:	63ef      	str	r7, [r5, #60]	; 0x3c
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80052e8:	6a2b      	ldr	r3, [r5, #32]
 80052ea:	4383      	bics	r3, r0
 80052ec:	0108      	lsls	r0, r1, #4
 80052ee:	4303      	orrs	r3, r0
 80052f0:	622b      	str	r3, [r5, #32]
 80052f2:	6a2b      	ldr	r3, [r5, #32]
 80052f4:	4808      	ldr	r0, [pc, #32]	; (8005318 <SixPwm_LoadNextStep+0x460>)
 80052f6:	0209      	lsls	r1, r1, #8
 80052f8:	4003      	ands	r3, r0
 80052fa:	430b      	orrs	r3, r1
 80052fc:	2180      	movs	r1, #128	; 0x80
 80052fe:	622b      	str	r3, [r5, #32]
 8005300:	6a2b      	ldr	r3, [r5, #32]
 8005302:	438b      	bics	r3, r1
 8005304:	0191      	lsls	r1, r2, #6
 8005306:	430b      	orrs	r3, r1
 8005308:	622b      	str	r3, [r5, #32]
 800530a:	6a2b      	ldr	r3, [r5, #32]
 800530c:	4903      	ldr	r1, [pc, #12]	; (800531c <SixPwm_LoadNextStep+0x464>)
 800530e:	0292      	lsls	r2, r2, #10
 8005310:	400b      	ands	r3, r1
 8005312:	4313      	orrs	r3, r2
 8005314:	622b      	str	r3, [r5, #32]
  SET_BIT(TIMx->CCER, Channels);
 8005316:	e6fa      	b.n	800510e <SixPwm_LoadNextStep+0x256>
 8005318:	fffffdff 	.word	0xfffffdff
 800531c:	fffff7ff 	.word	0xfffff7ff

08005320 <SixPwm_TurnOnLowSides>:
#endif
  PWMC_SixPwm_Handle_t * pHandle = ( PWMC_SixPwm_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005320:	6c83      	ldr	r3, [r0, #72]	; 0x48
{
 8005322:	b510      	push	{r4, lr}

  pHandle->_Super.TurnOnLowSidesAction = true;
 8005324:	2201      	movs	r2, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005326:	681c      	ldr	r4, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8005328:	2336      	movs	r3, #54	; 0x36
 800532a:	54c2      	strb	r2, [r0, r3]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800532c:	3b38      	subs	r3, #56	; 0x38
 800532e:	6123      	str	r3, [r4, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005330:	2300      	movs	r3, #0
 8005332:	6363      	str	r3, [r4, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005334:	63a3      	str	r3, [r4, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005336:	63e3      	str	r3, [r4, #60]	; 0x3c

  /*Turn on the three low side switches */
  LL_TIM_OC_SetCompareCH1(TIMx, 0u);
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);
  SixPwm_ResetOCPolarity(pHandle);
 8005338:	f7ff fd90 	bl	8004e5c <SixPwm_ResetOCPolarity>
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 800533c:	2220      	movs	r2, #32
 800533e:	6963      	ldr	r3, [r4, #20]
 8005340:	4313      	orrs	r3, r2
 8005342:	6163      	str	r3, [r4, #20]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005344:	2380      	movs	r3, #128	; 0x80
 8005346:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005348:	021b      	lsls	r3, r3, #8
 800534a:	4313      	orrs	r3, r2
 800534c:	6463      	str	r3, [r4, #68]	; 0x44
  LL_TIM_GenerateEvent_COM( TIMx );
  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);
}
 800534e:	bd10      	pop	{r4, pc}

08005350 <SixPwm_SwitchOnPWM>:
#endif
  PWMC_SixPwm_Handle_t * pHandle = ( PWMC_SixPwm_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005350:	6c83      	ldr	r3, [r0, #72]	; 0x48
{
 8005352:	b570      	push	{r4, r5, r6, lr}

  pHandle->_Super.TurnOnLowSidesAction = false;
 8005354:	2236      	movs	r2, #54	; 0x36
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005356:	681c      	ldr	r4, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8005358:	2300      	movs	r3, #0
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800535a:	2101      	movs	r1, #1
 800535c:	5483      	strb	r3, [r0, r2]
  pHandle->DemagCounter = 0;
 800535e:	320e      	adds	r2, #14
 8005360:	5283      	strh	r3, [r0, r2]
{
 8005362:	0005      	movs	r5, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8005364:	2073      	movs	r0, #115	; 0x73
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005366:	68e2      	ldr	r2, [r4, #12]
 8005368:	430a      	orrs	r2, r1
 800536a:	60e2      	str	r2, [r4, #12]
  SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
 800536c:	6862      	ldr	r2, [r4, #4]
 800536e:	430a      	orrs	r2, r1
 8005370:	6062      	str	r2, [r4, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
 8005372:	6862      	ldr	r2, [r4, #4]
 8005374:	3103      	adds	r1, #3
 8005376:	438a      	bics	r2, r1
 8005378:	6062      	str	r2, [r4, #4]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800537a:	6363      	str	r3, [r4, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800537c:	63a3      	str	r3, [r4, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800537e:	63e3      	str	r3, [r4, #60]	; 0x3c
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8005380:	69a3      	ldr	r3, [r4, #24]
 8005382:	315c      	adds	r1, #92	; 0x5c
 8005384:	4383      	bics	r3, r0
 8005386:	430b      	orrs	r3, r1
 8005388:	61a3      	str	r3, [r4, #24]
 800538a:	69a2      	ldr	r2, [r4, #24]
 800538c:	4b14      	ldr	r3, [pc, #80]	; (80053e0 <SixPwm_SwitchOnPWM+0x90>)
 800538e:	401a      	ands	r2, r3
 8005390:	23c0      	movs	r3, #192	; 0xc0
 8005392:	01db      	lsls	r3, r3, #7
 8005394:	4313      	orrs	r3, r2
 8005396:	61a3      	str	r3, [r4, #24]
 8005398:	69e3      	ldr	r3, [r4, #28]
 800539a:	4383      	bics	r3, r0
 800539c:	430b      	orrs	r3, r1
 800539e:	61e3      	str	r3, [r4, #28]
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);
  LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1 );
  LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_PWM1 );
  LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH3, LL_TIM_OCMODE_PWM1 );
  SixPwm_ResetOCPolarity( pHandle );
 80053a0:	0028      	movs	r0, r5
 80053a2:	f7ff fd5b 	bl	8004e5c <SixPwm_ResetOCPolarity>
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 80053a6:	2220      	movs	r2, #32
 80053a8:	6963      	ldr	r3, [r4, #20]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	6163      	str	r3, [r4, #20]
  LL_TIM_GenerateEvent_COM( TIMx );
	/* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80053ae:	2380      	movs	r3, #128	; 0x80
 80053b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80053b2:	00db      	lsls	r3, r3, #3
 80053b4:	430b      	orrs	r3, r1
 80053b6:	6463      	str	r3, [r4, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80053b8:	2380      	movs	r3, #128	; 0x80
 80053ba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80053bc:	021b      	lsls	r3, r3, #8
 80053be:	430b      	orrs	r3, r1
 80053c0:	6463      	str	r3, [r4, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);
  if (true == pHandle->Oversampling )
 80053c2:	233a      	movs	r3, #58	; 0x3a
 80053c4:	5ceb      	ldrb	r3, [r5, r3]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d005      	beq.n	80053d6 <SixPwm_SwitchOnPWM+0x86>
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80053ca:	2170      	movs	r1, #112	; 0x70
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	438b      	bics	r3, r1
 80053d0:	4313      	orrs	r3, r2
 80053d2:	6063      	str	r3, [r4, #4]
  }
  else
  {
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_OC4REF);
  }	  
}
 80053d4:	bd70      	pop	{r4, r5, r6, pc}
 80053d6:	2270      	movs	r2, #112	; 0x70
 80053d8:	6863      	ldr	r3, [r4, #4]
 80053da:	4313      	orrs	r3, r2
 80053dc:	6063      	str	r3, [r4, #4]
 80053de:	e7f9      	b.n	80053d4 <SixPwm_SwitchOnPWM+0x84>
 80053e0:	ffff8cff 	.word	0xffff8cff

080053e4 <SixPwm_SetADCTriggerChannel>:
#endif
  PWMC_SixPwm_Handle_t * pHandle = ( PWMC_SixPwm_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80053e4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80053e6:	681b      	ldr	r3, [r3, #0]

  pHandle->_Super.ADCTriggerCnt = SamplingPoint;
 80053e8:	8401      	strh	r1, [r0, #32]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80053ea:	6419      	str	r1, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, pHandle->_Super.ADCTriggerCnt);
}
 80053ec:	4770      	bx	lr
 80053ee:	46c0      	nop			; (mov r8, r8)

080053f0 <SixPwm_SwitchOffPWM>:
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;

  pHandle->_Super.TurnOnLowSidesAction = false;
 80053f0:	2200      	movs	r2, #0
 80053f2:	2136      	movs	r1, #54	; 0x36
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80053f4:	6c83      	ldr	r3, [r0, #72]	; 0x48
{
 80053f6:	b510      	push	{r4, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80053f8:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80053fa:	4c09      	ldr	r4, [pc, #36]	; (8005420 <SixPwm_SwitchOffPWM+0x30>)
  pHandle->_Super.TurnOnLowSidesAction = false;
 80053fc:	5442      	strb	r2, [r0, r1]
 80053fe:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8005400:	4021      	ands	r1, r4
 8005402:	6459      	str	r1, [r3, #68]	; 0x44
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005404:	2101      	movs	r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005406:	635a      	str	r2, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005408:	639a      	str	r2, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800540a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  LL_TIM_OC_SetCompareCH1(TIMx, 0u);
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);
  pHandle->_Super.CntPh = 0;
 800540c:	8382      	strh	r2, [r0, #28]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800540e:	68da      	ldr	r2, [r3, #12]
 8005410:	438a      	bics	r2, r1
 8005412:	60da      	str	r2, [r3, #12]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	316f      	adds	r1, #111	; 0x6f
 8005418:	438a      	bics	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  LL_TIM_DisableIT_UPDATE( pHandle->pParams_str->TIMx );
  LL_TIM_SetTriggerOutput(pHandle->pParams_str->TIMx, LL_TIM_TRGO_RESET);
  return;
}
 800541c:	bd10      	pop	{r4, pc}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	ffff7fff 	.word	0xffff7fff

08005424 <SixPwm_BRK_IRQHandler>:
 * @param  pHandle: handler of the current instance of the PWM component
 * @retval none
 */
__weak void * SixPwm_BRK_IRQHandler( PWMC_SixPwm_Handle_t * pHandle )
{
  pHandle->_Super.OverCurrentFlag = true;
 8005424:	2101      	movs	r1, #1
 8005426:	2332      	movs	r3, #50	; 0x32
 8005428:	54c1      	strb	r1, [r0, r3]
  LL_TIM_DisableIT_UPDATE( pHandle->pParams_str->TIMx );
 800542a:	6c83      	ldr	r3, [r0, #72]	; 0x48
  LL_TIM_ClearFlag_UPDATE( pHandle->pParams_str->TIMx );
  return MC_NULL;
}
 800542c:	2000      	movs	r0, #0
  LL_TIM_DisableIT_UPDATE( pHandle->pParams_str->TIMx );
 800542e:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	438a      	bics	r2, r1
 8005434:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005436:	2202      	movs	r2, #2
 8005438:	4252      	negs	r2, r2
 800543a:	611a      	str	r2, [r3, #16]
}
 800543c:	4770      	bx	lr
 800543e:	46c0      	nop			; (mov r8, r8)

08005440 <SixPwm_FastDemagFlag>:
  PWMC_SixPwm_Handle_t * pHandle = ( PWMC_SixPwm_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif

  return (pHandle->FastDemag);
 8005440:	2339      	movs	r3, #57	; 0x39
 8005442:	5cc0      	ldrb	r0, [r0, r3]
}
 8005444:	4770      	bx	lr
 8005446:	46c0      	nop			; (mov r8, r8)

08005448 <SixPwm_QuasiSynchFlag>:
  PWMC_SixPwm_Handle_t * pHandle = ( PWMC_SixPwm_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif

  return (pHandle->QuasiSynchDecay);
 8005448:	2338      	movs	r3, #56	; 0x38
 800544a:	5cc0      	ldrb	r0, [r0, r3]
}
 800544c:	4770      	bx	lr
 800544e:	46c0      	nop			; (mov r8, r8)

08005450 <SixPwm_UpdatePwmDemagCounter>:
  * @brief  This function updates the demagnetization counter
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
__weak void SixPwm_UpdatePwmDemagCounter( PWMC_SixPwm_Handle_t * pHandle )
{
 8005450:	b510      	push	{r4, lr}
  pHandle->DemagCounter += LL_TIM_GetRepetitionCounter(TIM1) + 1;
 8005452:	2444      	movs	r4, #68	; 0x44
  return (uint32_t)(READ_REG(TIMx->RCR));
 8005454:	4b05      	ldr	r3, [pc, #20]	; (800546c <SixPwm_UpdatePwmDemagCounter+0x1c>)
 8005456:	5b02      	ldrh	r2, [r0, r4]
 8005458:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800545a:	3101      	adds	r1, #1
 800545c:	1852      	adds	r2, r2, r1
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800545e:	2101      	movs	r1, #1
 8005460:	5302      	strh	r2, [r0, r4]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	430a      	orrs	r2, r1
 8005466:	60da      	str	r2, [r3, #12]
  LL_TIM_EnableIT_UPDATE(TIM1);
}
 8005468:	bd10      	pop	{r4, pc}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	40012c00 	.word	0x40012c00

08005470 <SixPwm_DisablePwmDemagCounter>:
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005470:	2101      	movs	r1, #1
 8005472:	4a02      	ldr	r2, [pc, #8]	; (800547c <SixPwm_DisablePwmDemagCounter+0xc>)
 8005474:	68d3      	ldr	r3, [r2, #12]
 8005476:	438b      	bics	r3, r1
 8005478:	60d3      	str	r3, [r2, #12]
  * @retval none
  */
__weak void SixPwm_DisablePwmDemagCounter( PWMC_SixPwm_Handle_t * pHandle )
{
  LL_TIM_DisableIT_UPDATE(TIM1);
}
 800547a:	4770      	bx	lr
 800547c:	40012c00 	.word	0x40012c00

08005480 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8005480:	8a43      	ldrh	r3, [r0, #18]
 8005482:	8981      	ldrh	r1, [r0, #12]
{
 8005484:	b530      	push	{r4, r5, lr}
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8005486:	18c9      	adds	r1, r1, r3
 8005488:	0849      	lsrs	r1, r1, #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800548a:	8943      	ldrh	r3, [r0, #10]
 800548c:	040d      	lsls	r5, r1, #16
 800548e:	430d      	orrs	r5, r1
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <RVBS_Clear+0x26>
 8005494:	2300      	movs	r3, #0
    {
      pHandle->aBuffer[index] = aux;
 8005496:	6944      	ldr	r4, [r0, #20]
 8005498:	005a      	lsls	r2, r3, #1
 800549a:	5311      	strh	r1, [r2, r4]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800549c:	3301      	adds	r3, #1
 800549e:	8942      	ldrh	r2, [r0, #10]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d8f8      	bhi.n	8005498 <RVBS_Clear+0x18>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 80054a6:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 80054a8:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 80054aa:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 80054ac:	bd30      	pop	{r4, r5, pc}
 80054ae:	46c0      	nop			; (mov r8, r8)

080054b0 <RVBS_Init>:
{
 80054b0:	b510      	push	{r4, lr}
    RVBS_Clear(pHandle);
 80054b2:	f7ff ffe5 	bl	8005480 <RVBS_Clear>
}
 80054b6:	bd10      	pop	{r4, pc}

080054b8 <RVBS_CheckFaultState>:
  *         bus voltage and protection threshold values
  * @param  pHandle related RDivider_Handle_t
  * @retval uint16_t Fault code error
  */
__weak uint16_t RVBS_CheckFaultState(RDivider_Handle_t *pHandle)
{
 80054b8:	b510      	push	{r4, lr}
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80054ba:	8982      	ldrh	r2, [r0, #12]
 80054bc:	89c1      	ldrh	r1, [r0, #14]
{
 80054be:	0003      	movs	r3, r0
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80054c0:	428a      	cmp	r2, r1
 80054c2:	d00d      	beq.n	80054e0 <RVBS_CheckFaultState+0x28>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80054c4:	88c4      	ldrh	r4, [r0, #6]
 80054c6:	8a40      	ldrh	r0, [r0, #18]
 80054c8:	42a0      	cmp	r0, r4
 80054ca:	d807      	bhi.n	80054dc <RVBS_CheckFaultState+0x24>
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 80054cc:	7c18      	ldrb	r0, [r3, #16]
 80054ce:	2800      	cmp	r0, #0
 80054d0:	d10f      	bne.n	80054f2 <RVBS_CheckFaultState+0x3a>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 80054d2:	42a1      	cmp	r1, r4
 80054d4:	d913      	bls.n	80054fe <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 80054d6:	2201      	movs	r2, #1
 80054d8:	741a      	strb	r2, [r3, #16]
          fault = MC_NO_ERROR;
 80054da:	e000      	b.n	80054de <RVBS_CheckFaultState+0x26>
        fault = MC_UNDER_VOLT;
 80054dc:	2004      	movs	r0, #4
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 80054de:	bd10      	pop	{r4, pc}
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80054e0:	88c0      	ldrh	r0, [r0, #6]
 80054e2:	4282      	cmp	r2, r0
 80054e4:	d30b      	bcc.n	80054fe <RVBS_CheckFaultState+0x46>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80054e6:	8a5b      	ldrh	r3, [r3, #18]
 80054e8:	4298      	cmp	r0, r3
 80054ea:	4180      	sbcs	r0, r0
 80054ec:	4240      	negs	r0, r0
 80054ee:	0080      	lsls	r0, r0, #2
 80054f0:	e7f5      	b.n	80054de <RVBS_CheckFaultState+0x26>
          fault = MC_NO_ERROR;
 80054f2:	2000      	movs	r0, #0
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80054f4:	42a2      	cmp	r2, r4
 80054f6:	d2f2      	bcs.n	80054de <RVBS_CheckFaultState+0x26>
          pHandle->OverVoltageHysteresisUpDir = false;
 80054f8:	7418      	strb	r0, [r3, #16]
          fault = MC_OVER_VOLT;
 80054fa:	3002      	adds	r0, #2
 80054fc:	e7ef      	b.n	80054de <RVBS_CheckFaultState+0x26>
        fault = MC_OVER_VOLT;
 80054fe:	2002      	movs	r0, #2
 8005500:	e7ed      	b.n	80054de <RVBS_CheckFaultState+0x26>
 8005502:	46c0      	nop			; (mov r8, r8)

08005504 <RVBS_CalcAvVbus>:
{
 8005504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005506:	46c6      	mov	lr, r8
    if (0xFFFFU == hAux)
 8005508:	4b17      	ldr	r3, [pc, #92]	; (8005568 <RVBS_CalcAvVbus+0x64>)
{
 800550a:	0004      	movs	r4, r0
 800550c:	000d      	movs	r5, r1
 800550e:	b500      	push	{lr}
    if (0xFFFFU == hAux)
 8005510:	4299      	cmp	r1, r3
 8005512:	d01d      	beq.n	8005550 <RVBS_CalcAvVbus+0x4c>
      pHandle->aBuffer[pHandle->index] = hAux;
 8005514:	7e43      	ldrb	r3, [r0, #25]
 8005516:	6942      	ldr	r2, [r0, #20]
 8005518:	4698      	mov	r8, r3
 800551a:	005b      	lsls	r3, r3, #1
 800551c:	5299      	strh	r1, [r3, r2]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800551e:	7a87      	ldrb	r7, [r0, #10]
 8005520:	8946      	ldrh	r6, [r0, #10]
 8005522:	2f00      	cmp	r7, #0
 8005524:	d01e      	beq.n	8005564 <RVBS_CalcAvVbus+0x60>
 8005526:	2300      	movs	r3, #0
      wtemp = 0u;
 8005528:	2000      	movs	r0, #0
        wtemp += pHandle->aBuffer[i];
 800552a:	8811      	ldrh	r1, [r2, #0]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800552c:	3301      	adds	r3, #1
 800552e:	b2db      	uxtb	r3, r3
        wtemp += pHandle->aBuffer[i];
 8005530:	1840      	adds	r0, r0, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8005532:	3202      	adds	r2, #2
 8005534:	42bb      	cmp	r3, r7
 8005536:	d1f8      	bne.n	800552a <RVBS_CalcAvVbus+0x26>
      wtemp /= pHandle->LowPassFilterBW;
 8005538:	0031      	movs	r1, r6
 800553a:	f7fa fde5 	bl	8000108 <__udivsi3>
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800553e:	b280      	uxth	r0, r0
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8005540:	3e01      	subs	r6, #1
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8005542:	80e0      	strh	r0, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8005544:	80a5      	strh	r5, [r4, #4]
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8005546:	45b0      	cmp	r8, r6
 8005548:	d209      	bcs.n	800555e <RVBS_CalcAvVbus+0x5a>
        pHandle->index++;
 800554a:	4647      	mov	r7, r8
 800554c:	3701      	adds	r7, #1
 800554e:	7667      	strb	r7, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8005550:	0020      	movs	r0, r4
 8005552:	f7ff ffb1 	bl	80054b8 <RVBS_CheckFaultState>
 8005556:	8120      	strh	r0, [r4, #8]
}
 8005558:	bc80      	pop	{r7}
 800555a:	46b8      	mov	r8, r7
 800555c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pHandle->index = 0U;
 800555e:	2300      	movs	r3, #0
 8005560:	7663      	strb	r3, [r4, #25]
 8005562:	e7f5      	b.n	8005550 <RVBS_CalcAvVbus+0x4c>
      wtemp /= pHandle->LowPassFilterBW;
 8005564:	2000      	movs	r0, #0
 8005566:	e7eb      	b.n	8005540 <RVBS_CalcAvVbus+0x3c>
 8005568:	0000ffff 	.word	0x0000ffff

0800556c <RUC_Init>:
  */
__weak void RUC_Init(	RevUpCtrl_Handle_t *pHandle,
						SpeednTorqCtrl_Handle_t *pSTC,
						VirtualSpeedSensor_Handle_t *pVSS)
{
  if (MC_NULL == pHandle)
 800556c:	2800      	cmp	r0, #0
 800556e:	d01a      	beq.n	80055a6 <RUC_Init+0x3a>
    pHandle->pVSS = pVSS;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits*/
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8005570:	6943      	ldr	r3, [r0, #20]
    pHandle->pSTC = pSTC;
 8005572:	6501      	str	r1, [r0, #80]	; 0x50
    pHandle->pVSS = pVSS;
 8005574:	6542      	str	r2, [r0, #84]	; 0x54
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005576:	2b00      	cmp	r3, #0
 8005578:	d016      	beq.n	80055a8 <RUC_Init+0x3c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800557a:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800557c:	2b00      	cmp	r3, #0
 800557e:	d01e      	beq.n	80055be <RUC_Init+0x52>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8005580:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005582:	2b00      	cmp	r3, #0
 8005584:	d01e      	beq.n	80055c4 <RUC_Init+0x58>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8005586:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8005588:	2b00      	cmp	r3, #0
 800558a:	d01e      	beq.n	80055ca <RUC_Init+0x5e>
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	2204      	movs	r2, #4
 8005590:	2105      	movs	r1, #5
 8005592:	2b00      	cmp	r3, #0
 8005594:	d009      	beq.n	80055aa <RUC_Init+0x3e>
    {
      /* nothing to do error */
    }
    else
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8005596:	0053      	lsls	r3, r2, #1
 8005598:	189b      	adds	r3, r3, r2
 800559a:	2200      	movs	r2, #0
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	18c3      	adds	r3, r0, r3
 80055a0:	615a      	str	r2, [r3, #20]

      pHandle->bPhaseNbr = bPhase;
 80055a2:	234a      	movs	r3, #74	; 0x4a
 80055a4:	54c1      	strb	r1, [r0, r3]

    }
  }
}
 80055a6:	4770      	bx	lr
      bPhase++;
 80055a8:	2101      	movs	r1, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80055aa:	1e4a      	subs	r2, r1, #1
 80055ac:	0053      	lsls	r3, r2, #1
 80055ae:	189b      	adds	r3, r3, r2
 80055b0:	2200      	movs	r2, #0
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	18c3      	adds	r3, r0, r3
 80055b6:	615a      	str	r2, [r3, #20]
      pHandle->bPhaseNbr = bPhase;
 80055b8:	234a      	movs	r3, #74	; 0x4a
 80055ba:	54c1      	strb	r1, [r0, r3]
 80055bc:	e7f3      	b.n	80055a6 <RUC_Init+0x3a>
      bPhase++;
 80055be:	2102      	movs	r1, #2
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80055c0:	1e4a      	subs	r2, r1, #1
 80055c2:	e7f3      	b.n	80055ac <RUC_Init+0x40>
      bPhase++;
 80055c4:	2103      	movs	r1, #3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80055c6:	1e4a      	subs	r2, r1, #1
 80055c8:	e7f0      	b.n	80055ac <RUC_Init+0x40>
      bPhase++;
 80055ca:	2104      	movs	r1, #4
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80055cc:	1e4a      	subs	r2, r1, #1
 80055ce:	e7ed      	b.n	80055ac <RUC_Init+0x40>

080055d0 <RUC_Clear>:
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */

__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 80055d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055d2:	46c6      	mov	lr, r8
 80055d4:	0004      	movs	r4, r0
 80055d6:	000d      	movs	r5, r1
 80055d8:	b500      	push	{lr}
  if (MC_NULL == pHandle)
 80055da:	2800      	cmp	r0, #0
 80055dc:	d038      	beq.n	8005650 <RUC_Clear+0x80>
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;

    /*Initializes the rev up stages counter.*/
    pHandle->bStageCnt = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	4698      	mov	r8, r3
 80055e2:	4642      	mov	r2, r8
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 80055e4:	6d46      	ldr	r6, [r0, #84]	; 0x54
    pHandle->bStageCnt = 0U;
 80055e6:	334f      	adds	r3, #79	; 0x4f
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 80055e8:	6d07      	ldr	r7, [r0, #80]	; 0x50
    pHandle->hDirection = hMotorDirection;
 80055ea:	80c1      	strh	r1, [r0, #6]
    pHandle->bStageCnt = 0U;
 80055ec:	54c2      	strb	r2, [r0, r3]

    /* Calls the clear method of VSS.*/
    VSS_Clear(pVSS);
 80055ee:	0030      	movs	r0, r6
 80055f0:	f000 f9c2 	bl	8005978 <VSS_Clear>

    /* Sets the STC in torque mode.*/
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 80055f4:	2104      	movs	r1, #4
 80055f6:	0038      	movs	r0, r7
 80055f8:	f000 f8dc 	bl	80057b4 <STC_SetControlMode>

    /* Sets the mechanical starting angle of VSS.*/
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 80055fc:	8861      	ldrh	r1, [r4, #2]
 80055fe:	b2ad      	uxth	r5, r5
 8005600:	4369      	muls	r1, r5
 8005602:	0030      	movs	r0, r6
 8005604:	b209      	sxth	r1, r1
 8005606:	f000 fa65 	bl	8005ad4 <VSS_SetMecAngle>

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, STC_GetDutyCycleRef(pSTC), 0U);
 800560a:	0038      	movs	r0, r7
 800560c:	f000 f8cc 	bl	80057a8 <STC_GetDutyCycleRef>
 8005610:	2200      	movs	r2, #0
 8005612:	b201      	sxth	r1, r0
 8005614:	0038      	movs	r0, r7
 8005616:	f000 f8d3 	bl	80057c0 <STC_ExecRamp>

    /* Gives the first command to STC and VSS.*/
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalPulse, (uint32_t)(pPhaseParams->hDurationms));
 800561a:	2310      	movs	r3, #16
 800561c:	5ee1      	ldrsh	r1, [r4, r3]
 800561e:	89a2      	ldrh	r2, [r4, #12]
 8005620:	0038      	movs	r0, r7
 8005622:	f000 f8cd 	bl	80057c0 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms );
 8005626:	89e1      	ldrh	r1, [r4, #14]
 8005628:	89a2      	ldrh	r2, [r4, #12]
 800562a:	4369      	muls	r1, r5
 800562c:	0030      	movs	r0, r6
 800562e:	b209      	sxth	r1, r1
 8005630:	f000 fa5c 	bl	8005aec <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks.*/
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
                                              / 1000U );
 8005634:	21fa      	movs	r1, #250	; 0xfa
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8005636:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8005638:	8820      	ldrh	r0, [r4, #0]
                                              / 1000U );
 800563a:	0089      	lsls	r1, r1, #2
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800563c:	4358      	muls	r0, r3
                                              / 1000U );
 800563e:	f7fa fd63 	bl	8000108 <__udivsi3>

    pHandle->hPhaseRemainingTicks++;

    /*Set the next phases parameter pointer.*/
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t * )pPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8005642:	6963      	ldr	r3, [r4, #20]
    pHandle->EnteredZone1 = false;
 8005644:	4642      	mov	r2, r8
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t * )pPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8005646:	60a3      	str	r3, [r4, #8]
    pHandle->EnteredZone1 = false;
 8005648:	234e      	movs	r3, #78	; 0x4e
    pHandle->hPhaseRemainingTicks++;
 800564a:	3001      	adds	r0, #1
 800564c:	80a0      	strh	r0, [r4, #4]
    pHandle->EnteredZone1 = false;
 800564e:	54e2      	strb	r2, [r4, r3]
  }
}
 8005650:	bc80      	pop	{r7}
 8005652:	46b8      	mov	r8, r7
 8005654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005656:	46c0      	nop			; (mov r8, r8)

08005658 <RUC_UpdatePulse>:
  * @brief  Update rev-up duty cycle relative to actual Vbus value to be applied
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  BusVHandle: pointer to the bus voltage sensor
  */
__weak void RUC_UpdatePulse(RevUpCtrl_Handle_t *pHandle, BusVoltageSensor_Handle_t *BusVHandle)
{
 8005658:	b510      	push	{r4, lr}
 800565a:	0004      	movs	r4, r0
 800565c:	0008      	movs	r0, r1
  if (MC_NULL == pHandle)
 800565e:	2c00      	cmp	r4, #0
 8005660:	d007      	beq.n	8005672 <RUC_UpdatePulse+0x1a>
    /* Nothing to do */
  }
  else
  {
    uint16_t tPulseUpdateFactor = 10 * NOMINAL_BUS_VOLTAGE_V 
                                  / VBS_GetAvBusVoltage_V(BusVHandle);
 8005662:	f7fe fe83 	bl	800436c <VBS_GetAvBusVoltage_V>
 8005666:	0001      	movs	r1, r0
 8005668:	206e      	movs	r0, #110	; 0x6e
 800566a:	f7fa fdd7 	bl	800021c <__divsi3>
    pHandle->PulseUpdateFactor = tPulseUpdateFactor;						
 800566e:	2348      	movs	r3, #72	; 0x48
 8005670:	52e0      	strh	r0, [r4, r3]
  }
}
 8005672:	bd10      	pop	{r4, pc}

08005674 <RUC_Exec>:
  * @brief  6-Step Main revup controller procedure executing overall programmed phases.
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  *  @retval Boolean set to true when entire revup phases have been completed.
  */
__weak bool RUC_Exec(RevUpCtrl_Handle_t *pHandle)
{
 8005674:	b570      	push	{r4, r5, r6, lr}
 8005676:	1e04      	subs	r4, r0, #0
  bool retVal = true;

  if (MC_NULL == pHandle)
 8005678:	d033      	beq.n	80056e2 <RUC_Exec+0x6e>
  {
    retVal = false;
  }
  else
  {
    if (pHandle->hPhaseRemainingTicks > 0U)
 800567a:	8883      	ldrh	r3, [r0, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d006      	beq.n	800568e <RUC_Exec+0x1a>
    {
      /* Decrease the hPhaseRemainingTicks.*/
      pHandle->hPhaseRemainingTicks--;
 8005680:	3b01      	subs	r3, #1
 8005682:	b29b      	uxth	r3, r3
 8005684:	8083      	strh	r3, [r0, #4]

    } /* hPhaseRemainingTicks > 0 */

    if (0U == pHandle->hPhaseRemainingTicks)
 8005686:	2b00      	cmp	r3, #0
 8005688:	d001      	beq.n	800568e <RUC_Exec+0x1a>
  bool retVal = true;
 800568a:	2001      	movs	r0, #1
        retVal = false;
      }
    }
  }
  return (retVal);
}
 800568c:	bd70      	pop	{r4, r5, r6, pc}
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 800568e:	68a3      	ldr	r3, [r4, #8]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d026      	beq.n	80056e2 <RUC_Exec+0x6e>
        uint16_t hPulse = pHandle->pCurrentPhaseParams->hFinalPulse * pHandle->PulseUpdateFactor / 10;
 8005694:	2248      	movs	r2, #72	; 0x48
        (void)STC_ExecRamp(pHandle->pSTC, hPulse,
 8005696:	881d      	ldrh	r5, [r3, #0]
        uint16_t hPulse = pHandle->pCurrentPhaseParams->hFinalPulse * pHandle->PulseUpdateFactor / 10;
 8005698:	5aa0      	ldrh	r0, [r4, r2]
 800569a:	889b      	ldrh	r3, [r3, #4]
 800569c:	210a      	movs	r1, #10
 800569e:	4358      	muls	r0, r3
 80056a0:	f7fa fdbc 	bl	800021c <__divsi3>
        (void)STC_ExecRamp(pHandle->pSTC, hPulse,
 80056a4:	002a      	movs	r2, r5
 80056a6:	b201      	sxth	r1, r0
 80056a8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80056aa:	f000 f889 	bl	80057c0 <STC_ExecRamp>
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 80056ae:	68a3      	ldr	r3, [r4, #8]
        VSS_SetMecAcceleration(pHandle->pVSS,
 80056b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056b2:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 80056b4:	8859      	ldrh	r1, [r3, #2]
 80056b6:	88e3      	ldrh	r3, [r4, #6]
 80056b8:	4359      	muls	r1, r3
        VSS_SetMecAcceleration(pHandle->pVSS,
 80056ba:	b209      	sxth	r1, r1
 80056bc:	f000 fa16 	bl	8005aec <VSS_SetMecAcceleration>
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80056c0:	21fa      	movs	r1, #250	; 0xfa
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 80056c2:	68a5      	ldr	r5, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80056c4:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 80056c6:	882b      	ldrh	r3, [r5, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80056c8:	0089      	lsls	r1, r1, #2
 80056ca:	4358      	muls	r0, r3
 80056cc:	f7fa fd1c 	bl	8000108 <__udivsi3>
        pHandle->bStageCnt++;
 80056d0:	224f      	movs	r2, #79	; 0x4f
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 80056d2:	68ab      	ldr	r3, [r5, #8]
        pHandle->hPhaseRemainingTicks++;
 80056d4:	3001      	adds	r0, #1
 80056d6:	80a0      	strh	r0, [r4, #4]
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 80056d8:	60a3      	str	r3, [r4, #8]
        pHandle->bStageCnt++;
 80056da:	5ca3      	ldrb	r3, [r4, r2]
 80056dc:	3301      	adds	r3, #1
 80056de:	54a3      	strb	r3, [r4, r2]
 80056e0:	e7d3      	b.n	800568a <RUC_Exec+0x16>
    retVal = false;
 80056e2:	2000      	movs	r0, #0
 80056e4:	e7d2      	b.n	800568c <RUC_Exec+0x18>
 80056e6:	46c0      	nop			; (mov r8, r8)

080056e8 <RUC_IsAlignStageNow>:
  */
uint8_t RUC_IsAlignStageNow(RevUpCtrl_Handle_t *pHandle)
{
  uint8_t align_flag = 0;

  if (MC_NULL == pHandle)
 80056e8:	2800      	cmp	r0, #0
 80056ea:	d00b      	beq.n	8005704 <RUC_IsAlignStageNow+0x1c>
    /* Nothing to do */
  }
  else
  {
    int16_t speed;
    speed = RUC_GetPhaseFinalMecSpeed01Hz(pHandle, pHandle->bStageCnt);
 80056ec:	234f      	movs	r3, #79	; 0x4f
    hRetVal = pHandle->ParamsData[bPhase].hFinalMecSpeedUnit;
 80056ee:	5cc2      	ldrb	r2, [r0, r3]
 80056f0:	0053      	lsls	r3, r2, #1
 80056f2:	189b      	adds	r3, r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	18c0      	adds	r0, r0, r3
    if (0 == speed)
 80056f8:	230e      	movs	r3, #14
 80056fa:	5ec0      	ldrsh	r0, [r0, r3]
 80056fc:	4243      	negs	r3, r0
 80056fe:	4158      	adcs	r0, r3
  uint8_t align_flag = 0;
 8005700:	b2c0      	uxtb	r0, r0
    {
      align_flag = 1;
    }
  }
  return (align_flag);
}
 8005702:	4770      	bx	lr
  uint8_t align_flag = 0;
 8005704:	2000      	movs	r0, #0
 8005706:	e7fc      	b.n	8005702 <RUC_IsAlignStageNow+0x1a>

08005708 <RUC_FirstAccelerationStageReached>:
  */
__weak bool RUC_FirstAccelerationStageReached( RevUpCtrl_Handle_t * pHandle)
{
  bool retVal = false;

  if (MC_NULL == pHandle)
 8005708:	2800      	cmp	r0, #0
 800570a:	d008      	beq.n	800571e <RUC_FirstAccelerationStageReached+0x16>
  {
    /* Nothing to do */
  }
  else
  {
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 800570c:	234f      	movs	r3, #79	; 0x4f
 800570e:	5cc2      	ldrb	r2, [r0, r3]
 8005710:	3b04      	subs	r3, #4
 8005712:	5cc3      	ldrb	r3, [r0, r3]
 8005714:	2000      	movs	r0, #0
 8005716:	429a      	cmp	r2, r3
 8005718:	4140      	adcs	r0, r0
 800571a:	b2c0      	uxtb	r0, r0
    {
      retVal = true;
    }
  }
  return (retVal);
}
 800571c:	4770      	bx	lr
  bool retVal = false;
 800571e:	2000      	movs	r0, #0
 8005720:	e7fc      	b.n	800571c <RUC_FirstAccelerationStageReached+0x14>
 8005722:	46c0      	nop			; (mov r8, r8)

08005724 <RUC_GetDirection>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  *  @retval Returns direction of the motor.
  */
__weak int16_t RUC_GetDirection(RevUpCtrl_Handle_t *pHandle)
{
  return ((MC_NULL == pHandle) ? 0U : (int16_t)pHandle->hDirection);
 8005724:	2800      	cmp	r0, #0
 8005726:	d002      	beq.n	800572e <RUC_GetDirection+0xa>
 8005728:	2306      	movs	r3, #6
 800572a:	5ec0      	ldrsh	r0, [r0, r3]
}
 800572c:	4770      	bx	lr
  return ((MC_NULL == pHandle) ? 0U : (int16_t)pHandle->hDirection);
 800572e:	2000      	movs	r0, #0
 8005730:	e7fc      	b.n	800572c <RUC_GetDirection+0x8>
 8005732:	46c0      	nop			; (mov r8, r8)

08005734 <STC_Init>:
  * @retval none.
  */
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{

  if (MC_NULL == pHandle)
 8005734:	2800      	cmp	r0, #0
 8005736:	d00f      	beq.n	8005758 <STC_Init+0x24>
  }
  else
  {
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
 8005738:	2328      	movs	r3, #40	; 0x28
    pHandle->SPD = SPD_Handle;
 800573a:	6142      	str	r2, [r0, #20]
    pHandle->PISpeed = pPI;
 800573c:	6101      	str	r1, [r0, #16]
    pHandle->Mode = pHandle->ModeDefault;
 800573e:	5cc3      	ldrb	r3, [r0, r3]
 8005740:	7003      	strb	r3, [r0, #0]
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8005742:	222a      	movs	r2, #42	; 0x2a
 8005744:	5e83      	ldrsh	r3, [r0, r2]
 8005746:	041b      	lsls	r3, r3, #16
 8005748:	6043      	str	r3, [r0, #4]
    pHandle->DutyCycleRef = ((uint32_t)pHandle->DutyCycleRefDefault) * 65536;
 800574a:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
 800574c:	041b      	lsls	r3, r3, #16
 800574e:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 8005750:	2300      	movs	r3, #0
 8005752:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8005754:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8005756:	6183      	str	r3, [r0, #24]
  }
}
 8005758:	4770      	bx	lr
 800575a:	46c0      	nop			; (mov r8, r8)

0800575c <STC_SetSpeedSensor>:
  * @param SPD_Handle Speed sensor component to be set.
  * @retval none
  */
__weak void STC_SetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle, SpeednPosFdbk_Handle_t * SPD_Handle )
{
  if (MC_NULL == pHandle)
 800575c:	2800      	cmp	r0, #0
 800575e:	d000      	beq.n	8005762 <STC_SetSpeedSensor+0x6>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->SPD = SPD_Handle;
 8005760:	6141      	str	r1, [r0, #20]
  }
}
 8005762:	4770      	bx	lr

08005764 <STC_GetSpeedSensor>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
 8005764:	2800      	cmp	r0, #0
 8005766:	d001      	beq.n	800576c <STC_GetSpeedSensor+0x8>
 8005768:	6940      	ldr	r0, [r0, #20]
}
 800576a:	4770      	bx	lr
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
 800576c:	2000      	movs	r0, #0
 800576e:	e7fc      	b.n	800576a <STC_GetSpeedSensor+0x6>

08005770 <STC_Clear>:
            speed mode, this method resets the integral term of speed regulator.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
 8005770:	b510      	push	{r4, lr}
 8005772:	1e04      	subs	r4, r0, #0
  if (MC_NULL == pHandle)
 8005774:	d005      	beq.n	8005782 <STC_Clear+0x12>
  {
    /* Nothing to do */
  }
  else
  {
    if (MCM_SPEED_MODE == pHandle->Mode)
 8005776:	7803      	ldrb	r3, [r0, #0]
 8005778:	2b03      	cmp	r3, #3
 800577a:	d003      	beq.n	8005784 <STC_Clear+0x14>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
    pHandle->DutyCycleRef = ((uint32_t)pHandle->DutyCycleRefDefault) * 65536;	
 800577c:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 800577e:	041b      	lsls	r3, r3, #16
 8005780:	60a3      	str	r3, [r4, #8]
  }
}
 8005782:	bd10      	pop	{r4, pc}
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8005784:	2100      	movs	r1, #0
 8005786:	6900      	ldr	r0, [r0, #16]
 8005788:	f7ff fa4a 	bl	8004c20 <PID_SetIntegralTerm>
 800578c:	e7f6      	b.n	800577c <STC_Clear+0xc>
 800578e:	46c0      	nop			; (mov r8, r8)

08005790 <STC_GetMecSpeedRefUnit>:
{
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt >> 16));
#else
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
 8005790:	2800      	cmp	r0, #0
 8005792:	d006      	beq.n	80057a2 <STC_GetMecSpeedRefUnit+0x12>
 8005794:	6843      	ldr	r3, [r0, #4]
 8005796:	17d8      	asrs	r0, r3, #31
 8005798:	0400      	lsls	r0, r0, #16
 800579a:	0c00      	lsrs	r0, r0, #16
 800579c:	18c0      	adds	r0, r0, r3
 800579e:	1400      	asrs	r0, r0, #16
#endif
}
 80057a0:	4770      	bx	lr
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
 80057a2:	2000      	movs	r0, #0
 80057a4:	e7fc      	b.n	80057a0 <STC_GetMecSpeedRefUnit+0x10>
 80057a6:	46c0      	nop			; (mov r8, r8)

080057a8 <STC_GetDutyCycleRef>:
{
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (uint16_t)(pHandle->DutyCycleRef >> 16));
#else
  return ((MC_NULL == pHandle) ? 0 : (uint16_t)(pHandle->DutyCycleRef / 65536));
 80057a8:	2800      	cmp	r0, #0
 80057aa:	d001      	beq.n	80057b0 <STC_GetDutyCycleRef+0x8>
 80057ac:	8940      	ldrh	r0, [r0, #10]
#endif
}
 80057ae:	4770      	bx	lr
  return ((MC_NULL == pHandle) ? 0 : (uint16_t)(pHandle->DutyCycleRef / 65536));
 80057b0:	2000      	movs	r0, #0
 80057b2:	e7fc      	b.n	80057ae <STC_GetDutyCycleRef+0x6>

080057b4 <STC_SetControlMode>:
  *         enable the Speed mode.
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, MC_ControlMode_t bMode )
{
  if (MC_NULL == pHandle)
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d002      	beq.n	80057be <STC_SetControlMode+0xa>
    /* Nothing to do */
  }
  else
  {
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 80057b8:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 80057ba:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 80057bc:	60c3      	str	r3, [r0, #12]
  }
}
 80057be:	4770      	bx	lr

080057c0 <STC_ExecRamp>:
  *         the boundary of the application (Above max application speed or below min  
  *         application speed in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 80057c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c2:	0004      	movs	r4, r0
 80057c4:	000e      	movs	r6, r1
 80057c6:	0017      	movs	r7, r2
  bool allowedRange = true;

  if (MC_NULL == pHandle)
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d00b      	beq.n	80057e4 <STC_ExecRamp+0x24>
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80057cc:	7803      	ldrb	r3, [r0, #0]
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d021      	beq.n	8005816 <STC_ExecRamp+0x56>
    {
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
 80057d2:	6842      	ldr	r2, [r0, #4]
 80057d4:	17d3      	asrs	r3, r2, #31
 80057d6:	041b      	lsls	r3, r3, #16
 80057d8:	0c1b      	lsrs	r3, r3, #16
 80057da:	189b      	adds	r3, r3, r2
 80057dc:	141d      	asrs	r5, r3, #16
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80057de:	8bc3      	ldrh	r3, [r0, #30]
 80057e0:	4299      	cmp	r1, r3
 80057e2:	dd01      	ble.n	80057e8 <STC_ExecRamp+0x28>
    allowedRange = false;
 80057e4:	2000      	movs	r0, #0
        pHandle->IncDecAmount = wAux1;
      }
    }
  }
  return (allowedRange);
}
 80057e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 80057e8:	2224      	movs	r2, #36	; 0x24
 80057ea:	5e83      	ldrsh	r3, [r0, r2]
 80057ec:	428b      	cmp	r3, r1
 80057ee:	dcf9      	bgt.n	80057e4 <STC_ExecRamp+0x24>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 80057f0:	8c03      	ldrh	r3, [r0, #32]
 80057f2:	4299      	cmp	r1, r3
 80057f4:	da03      	bge.n	80057fe <STC_ExecRamp+0x3e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 80057f6:	2222      	movs	r2, #34	; 0x22
 80057f8:	5e83      	ldrsh	r3, [r0, r2]
 80057fa:	428b      	cmp	r3, r1
 80057fc:	dbf2      	blt.n	80057e4 <STC_ExecRamp+0x24>
      if (0U == hDurationms)
 80057fe:	2f00      	cmp	r7, #0
 8005800:	d110      	bne.n	8005824 <STC_ExecRamp+0x64>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8005802:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8005804:	0436      	lsls	r6, r6, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8005806:	2b03      	cmp	r3, #3
 8005808:	d01c      	beq.n	8005844 <STC_ExecRamp+0x84>
          pHandle->DutyCycleRef = ((int32_t)hTargetFinal) * 65536;
 800580a:	60a6      	str	r6, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	2001      	movs	r0, #1
 8005810:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8005812:	61a3      	str	r3, [r4, #24]
 8005814:	e7e7      	b.n	80057e6 <STC_ExecRamp+0x26>
      hCurrentReference = STC_GetDutyCycleRef(pHandle);
 8005816:	f7ff ffc7 	bl	80057a8 <STC_GetDutyCycleRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveDutyCycle)
 800581a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800581c:	429e      	cmp	r6, r3
 800581e:	dce1      	bgt.n	80057e4 <STC_ExecRamp+0x24>
      hCurrentReference = STC_GetDutyCycleRef(pHandle);
 8005820:	b205      	sxth	r5, r0
 8005822:	e7ec      	b.n	80057fe <STC_ExecRamp+0x3e>
        wAux /= 1000U;
 8005824:	21fa      	movs	r1, #250	; 0xfa
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8005826:	8ba0      	ldrh	r0, [r4, #28]
        pHandle->TargetFinal = hTargetFinal;
 8005828:	8066      	strh	r6, [r4, #2]
        wAux /= 1000U;
 800582a:	0089      	lsls	r1, r1, #2
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800582c:	4378      	muls	r0, r7
        wAux /= 1000U;
 800582e:	f7fa fc6b 	bl	8000108 <__udivsi3>
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8005832:	1b76      	subs	r6, r6, r5
        pHandle->RampRemainingStep++;
 8005834:	1c41      	adds	r1, r0, #1
 8005836:	60e1      	str	r1, [r4, #12]
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8005838:	0430      	lsls	r0, r6, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 800583a:	f7fa fcef 	bl	800021c <__divsi3>
        pHandle->IncDecAmount = wAux1;
 800583e:	61a0      	str	r0, [r4, #24]
 8005840:	2001      	movs	r0, #1
 8005842:	e7d0      	b.n	80057e6 <STC_ExecRamp+0x26>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8005844:	6066      	str	r6, [r4, #4]
 8005846:	e7e1      	b.n	800580c <STC_ExecRamp+0x4c>

08005848 <STC_StopRamp>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_StopRamp(SpeednTorqCtrl_Handle_t *pHandle)
{
  if (MC_NULL == pHandle)
 8005848:	2800      	cmp	r0, #0
 800584a:	d002      	beq.n	8005852 <STC_StopRamp+0xa>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->RampRemainingStep = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8005850:	6183      	str	r3, [r0, #24]
  }
}
 8005852:	4770      	bx	lr

08005854 <STC_CalcSpeedReference>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval int16_t motor dutycycle reference. This value represents actually the
  *         dutycycle expressed in digit.
  */
__weak uint16_t STC_CalcSpeedReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8005854:	b570      	push	{r4, r5, r6, lr}
 8005856:	1e05      	subs	r5, r0, #0
  uint16_t hDutyCycleReference;

  if (MC_NULL == pHandle)
 8005858:	d032      	beq.n	80058c0 <STC_CalcSpeedReference+0x6c>
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 800585a:	7802      	ldrb	r2, [r0, #0]
 800585c:	2a04      	cmp	r2, #4
 800585e:	d011      	beq.n	8005884 <STC_CalcSpeedReference+0x30>
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 8005860:	68eb      	ldr	r3, [r5, #12]
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8005862:	6846      	ldr	r6, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8005864:	2b01      	cmp	r3, #1
 8005866:	d911      	bls.n	800588c <STC_CalcSpeedReference+0x38>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 8005868:	69a9      	ldr	r1, [r5, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800586a:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800586c:	1876      	adds	r6, r6, r1
      /* Compute speed error */
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTargetSpeed = (int16_t)(wCurrentReference >> 16);
#else
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 800586e:	17f4      	asrs	r4, r6, #31
 8005870:	0424      	lsls	r4, r4, #16
 8005872:	0c24      	lsrs	r4, r4, #16
 8005874:	19a4      	adds	r4, r4, r6
      pHandle->RampRemainingStep--;
 8005876:	60eb      	str	r3, [r5, #12]
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 8005878:	1424      	asrs	r4, r4, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 800587a:	2a03      	cmp	r2, #3
 800587c:	d00f      	beq.n	800589e <STC_CalcSpeedReference+0x4a>
      pHandle->SpeedRefUnitExt = wCurrentReference;
      pHandle->DutyCycleRef = ((int32_t)hDutyCycleReference) * 65536;
    }
    else
    {
      pHandle->DutyCycleRef = wCurrentReference;
 800587e:	60ae      	str	r6, [r5, #8]
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hDutyCycleReference = (int16_t)(wCurrentReference >> 16);
#else
      hDutyCycleReference = (int16_t)(wCurrentReference / 65536);
 8005880:	b2a0      	uxth	r0, r4
#endif
    }
  }
  return (hDutyCycleReference);
}
 8005882:	bd70      	pop	{r4, r5, r6, pc}
    if (pHandle->RampRemainingStep > 1U)
 8005884:	68eb      	ldr	r3, [r5, #12]
      wCurrentReference = pHandle->DutyCycleRef;
 8005886:	6886      	ldr	r6, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 8005888:	2b01      	cmp	r3, #1
 800588a:	d8ed      	bhi.n	8005868 <STC_CalcSpeedReference+0x14>
    else if (1U == pHandle->RampRemainingStep)
 800588c:	2b01      	cmp	r3, #1
 800588e:	d019      	beq.n	80058c4 <STC_CalcSpeedReference+0x70>
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 8005890:	17f0      	asrs	r0, r6, #31
 8005892:	0400      	lsls	r0, r0, #16
 8005894:	0c00      	lsrs	r0, r0, #16
 8005896:	1980      	adds	r0, r0, r6
 8005898:	1404      	asrs	r4, r0, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 800589a:	2a03      	cmp	r2, #3
 800589c:	d1ef      	bne.n	800587e <STC_CalcSpeedReference+0x2a>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800589e:	6968      	ldr	r0, [r5, #20]
 80058a0:	f000 f832 	bl	8005908 <SPD_GetAvrgMecSpeedUnit>
      if (hTargetSpeed < 0) hError = hMeasuredSpeed - hTargetSpeed;
 80058a4:	4b0c      	ldr	r3, [pc, #48]	; (80058d8 <STC_CalcSpeedReference+0x84>)
 80058a6:	429e      	cmp	r6, r3
 80058a8:	db12      	blt.n	80058d0 <STC_CalcSpeedReference+0x7c>
      else hError = hTargetSpeed - hMeasuredSpeed;
 80058aa:	1a21      	subs	r1, r4, r0
 80058ac:	b209      	sxth	r1, r1
      hDutyCycleReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 80058ae:	6928      	ldr	r0, [r5, #16]
 80058b0:	f7ff f9c0 	bl	8004c34 <PI_Controller>
 80058b4:	0003      	movs	r3, r0
      pHandle->DutyCycleRef = ((int32_t)hDutyCycleReference) * 65536;
 80058b6:	041b      	lsls	r3, r3, #16
      hDutyCycleReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 80058b8:	b280      	uxth	r0, r0
      pHandle->SpeedRefUnitExt = wCurrentReference;
 80058ba:	606e      	str	r6, [r5, #4]
      pHandle->DutyCycleRef = ((int32_t)hDutyCycleReference) * 65536;
 80058bc:	60ab      	str	r3, [r5, #8]
 80058be:	e7e0      	b.n	8005882 <STC_CalcSpeedReference+0x2e>
    hDutyCycleReference = 0;
 80058c0:	2000      	movs	r0, #0
 80058c2:	e7de      	b.n	8005882 <STC_CalcSpeedReference+0x2e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80058c4:	2302      	movs	r3, #2
 80058c6:	5eec      	ldrsh	r4, [r5, r3]
      pHandle->RampRemainingStep = 0U;
 80058c8:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80058ca:	0426      	lsls	r6, r4, #16
      pHandle->RampRemainingStep = 0U;
 80058cc:	60eb      	str	r3, [r5, #12]
 80058ce:	e7d4      	b.n	800587a <STC_CalcSpeedReference+0x26>
      if (hTargetSpeed < 0) hError = hMeasuredSpeed - hTargetSpeed;
 80058d0:	1b01      	subs	r1, r0, r4
 80058d2:	b209      	sxth	r1, r1
 80058d4:	e7eb      	b.n	80058ae <STC_CalcSpeedReference+0x5a>
 80058d6:	46c0      	nop			; (mov r8, r8)
 80058d8:	ffff0001 	.word	0xffff0001

080058dc <STC_GetMecSpeedRefUnitDefault>:
  * @retval int16_t It returns the Default mechanical rotor speed. 
  *         Expressed in the unit defined by #SPEED_UNIT
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault(SpeednTorqCtrl_Handle_t *pHandle)
{
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
 80058dc:	2800      	cmp	r0, #0
 80058de:	d002      	beq.n	80058e6 <STC_GetMecSpeedRefUnitDefault+0xa>
 80058e0:	232a      	movs	r3, #42	; 0x2a
 80058e2:	5ec0      	ldrsh	r0, [r0, r3]
}
 80058e4:	4770      	bx	lr
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
 80058e6:	2000      	movs	r0, #0
 80058e8:	e7fc      	b.n	80058e4 <STC_GetMecSpeedRefUnitDefault+0x8>
 80058ea:	46c0      	nop			; (mov r8, r8)

080058ec <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 80058ec:	b510      	push	{r4, lr}
 80058ee:	1e04      	subs	r4, r0, #0
  if (MC_NULL == pHandle)
 80058f0:	d004      	beq.n	80058fc <STC_ForceSpeedReferenceToCurrentSpeed+0x10>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 80058f2:	6940      	ldr	r0, [r0, #20]
 80058f4:	f000 f808 	bl	8005908 <SPD_GetAvrgMecSpeedUnit>
 80058f8:	0400      	lsls	r0, r0, #16
 80058fa:	6060      	str	r0, [r4, #4]
  }
}
 80058fc:	bd10      	pop	{r4, pc}
 80058fe:	46c0      	nop			; (mov r8, r8)

08005900 <SPD_GetElAngle>:
__weak int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 8005900:	2304      	movs	r3, #4
 8005902:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8005904:	4770      	bx	lr
 8005906:	46c0      	nop			; (mov r8, r8)

08005908 <SPD_GetAvrgMecSpeedUnit>:
__weak int16_t SPD_GetAvrgMecSpeedUnit(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
 8005908:	230c      	movs	r3, #12
 800590a:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 800590c:	4770      	bx	lr
 800590e:	46c0      	nop			; (mov r8, r8)

08005910 <SPD_GetElSpeedDpp>:
__weak int16_t SPD_GetElSpeedDpp(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElSpeedDpp);
#else
  return (pHandle->hElSpeedDpp);
 8005910:	230e      	movs	r3, #14
 8005912:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8005914:	4770      	bx	lr
 8005916:	46c0      	nop			; (mov r8, r8)

08005918 <SPD_IsMecSpeedReliable>:
  * - Called at least with the same periodicity on which speed control is executed.
  *         -

  */
__weak bool SPD_IsMecSpeedReliable(SpeednPosFdbk_Handle_t *pHandle, const int16_t *pMecSpeedUnit)
{
 8005918:	b570      	push	{r4, r5, r6, lr}
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 800591a:	2200      	movs	r2, #0
 800591c:	5e8a      	ldrsh	r2, [r1, r2]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800591e:	78c4      	ldrb	r4, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8005920:	7803      	ldrb	r3, [r0, #0]
    if (*pMecSpeedUnit < 0)
 8005922:	2a00      	cmp	r2, #0
 8005924:	db24      	blt.n	8005970 <SPD_IsMecSpeedReliable+0x58>
      hAux = -(*pMecSpeedUnit);
      hAbsMecSpeedUnit = (uint16_t)hAux;
    }
    else
    {
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 8005926:	b292      	uxth	r2, r2
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8005928:	8ac6      	ldrh	r6, [r0, #22]
    {
      SpeedError = true;
 800592a:	2101      	movs	r1, #1
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800592c:	8a85      	ldrh	r5, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800592e:	4296      	cmp	r6, r2
 8005930:	d802      	bhi.n	8005938 <SPD_IsMecSpeedReliable+0x20>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8005932:	4295      	cmp	r5, r2
 8005934:	41ad      	sbcs	r5, r5
 8005936:	4269      	negs	r1, r5
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8005938:	2512      	movs	r5, #18
 800593a:	5f42      	ldrsh	r2, [r0, r5]
 800593c:	2a00      	cmp	r2, #0
 800593e:	db14      	blt.n	800596a <SPD_IsMecSpeedReliable+0x52>
      hAux = -(pHandle->hMecAccelUnitP);
      hAbsMecAccelUnitP = (uint16_t)hAux;
    }
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 8005940:	b292      	uxth	r2, r2
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8005942:	8b05      	ldrh	r5, [r0, #24]
 8005944:	4295      	cmp	r5, r2
 8005946:	d301      	bcc.n	800594c <SPD_IsMecSpeedReliable+0x34>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8005948:	2900      	cmp	r1, #0
 800594a:	d009      	beq.n	8005960 <SPD_IsMecSpeedReliable+0x48>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800594c:	429c      	cmp	r4, r3
 800594e:	d901      	bls.n	8005954 <SPD_IsMecSpeedReliable+0x3c>
      {
        bSpeedErrorNumber++;
 8005950:	3301      	adds	r3, #1
 8005952:	b2db      	uxtb	r3, r3
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8005954:	7003      	strb	r3, [r0, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8005956:	1b18      	subs	r0, r3, r4
 8005958:	1e42      	subs	r2, r0, #1
 800595a:	4190      	sbcs	r0, r2
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
 800595c:	b2c0      	uxtb	r0, r0
}
 800595e:	bd70      	pop	{r4, r5, r6, pc}
        bSpeedErrorNumber = 0u;
 8005960:	42a3      	cmp	r3, r4
 8005962:	4149      	adcs	r1, r1
 8005964:	4249      	negs	r1, r1
 8005966:	400b      	ands	r3, r1
 8005968:	e7f4      	b.n	8005954 <SPD_IsMecSpeedReliable+0x3c>
      hAux = -(pHandle->hMecAccelUnitP);
 800596a:	4252      	negs	r2, r2
 800596c:	b292      	uxth	r2, r2
      hAbsMecAccelUnitP = (uint16_t)hAux;
 800596e:	e7e8      	b.n	8005942 <SPD_IsMecSpeedReliable+0x2a>
      hAux = -(*pMecSpeedUnit);
 8005970:	4252      	negs	r2, r2
 8005972:	b292      	uxth	r2, r2
      hAbsMecSpeedUnit = (uint16_t)hAux;
 8005974:	e7d8      	b.n	8005928 <SPD_IsMecSpeedReliable+0x10>
 8005976:	46c0      	nop			; (mov r8, r8)

08005978 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8005978:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800597a:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800597c:	7003      	strb	r3, [r0, #0]
    pHandle->_Super.hElAngle = 0;
 800597e:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8005980:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 8005982:	8243      	strh	r3, [r0, #18]
    pHandle->wElAccDppP32 = 0;
 8005984:	6203      	str	r3, [r0, #32]
    pHandle->wElSpeedDpp32 = 0;
 8005986:	6243      	str	r3, [r0, #36]	; 0x24
    pHandle->hRemainingStep = 0U;
 8005988:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 800598a:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800598c:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 800598e:	6303      	str	r3, [r0, #48]	; 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8005990:	4770      	bx	lr
 8005992:	46c0      	nop			; (mov r8, r8)

08005994 <VSS_Init>:
{
 8005994:	b510      	push	{r4, lr}
  VSS_Clear(pHandle);
 8005996:	f7ff ffef 	bl	8005978 <VSS_Clear>
}
 800599a:	bd10      	pop	{r4, pc}

0800599c <VSS_CalcElAngle>:
  *
  * - Systematically called after #SPD_GetElAngle that retrieves last computed rotor electrical angle.
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t VSS_CalcElAngle(VirtualSpeedSensor_Handle_t *pHandle, int16_t *pInputVars_str)
{
 800599c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800599e:	46c6      	mov	lr, r8
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 80059a0:	2333      	movs	r3, #51	; 0x33
{
 80059a2:	b500      	push	{lr}
    if (true == pHandle->bCopyObserver)
 80059a4:	5cc3      	ldrb	r3, [r0, r3]
{
 80059a6:	0004      	movs	r4, r0
 80059a8:	000e      	movs	r6, r1
    if (true == pHandle->bCopyObserver)
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d006      	beq.n	80059bc <VSS_CalcElAngle+0x20>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 80059ae:	2300      	movs	r3, #0
 80059b0:	5ecd      	ldrsh	r5, [r1, r3]
    pHandle->_Super.hElAngle = hRetAngle;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 80059b2:	0028      	movs	r0, r5
    pHandle->_Super.hElAngle = hRetAngle;
 80059b4:	80a5      	strh	r5, [r4, #4]
}
 80059b6:	bc80      	pop	{r7}
 80059b8:	46b8      	mov	r8, r7
 80059ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80059bc:	230e      	movs	r3, #14
 80059be:	5ec7      	ldrsh	r7, [r0, r3]
 80059c0:	8e05      	ldrh	r5, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80059c2:	7841      	ldrb	r1, [r0, #1]
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80059c4:	19ed      	adds	r5, r5, r7
 80059c6:	b2ab      	uxth	r3, r5
 80059c8:	b22d      	sxth	r5, r5
 80059ca:	8605      	strh	r5, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80059cc:	0038      	movs	r0, r7
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80059ce:	4698      	mov	r8, r3
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80059d0:	f7fa fc24 	bl	800021c <__divsi3>
 80059d4:	88e3      	ldrh	r3, [r4, #6]
 80059d6:	18c0      	adds	r0, r0, r3
      if (true == pHandle->bTransitionStarted)
 80059d8:	232c      	movs	r3, #44	; 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80059da:	80e0      	strh	r0, [r4, #6]
      if (true == pHandle->bTransitionStarted)
 80059dc:	5ce3      	ldrb	r3, [r4, r3]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0e7      	beq.n	80059b2 <VSS_CalcElAngle+0x16>
        if (0 == pHandle->hTransitionRemainingSteps)
 80059e2:	232e      	movs	r3, #46	; 0x2e
 80059e4:	5ee0      	ldrsh	r0, [r4, r3]
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d01a      	beq.n	8005a20 <VSS_CalcElAngle+0x84>
          pHandle->hTransitionRemainingSteps--;
 80059ea:	3801      	subs	r0, #1
 80059ec:	b200      	sxth	r0, r0
 80059ee:	85e0      	strh	r0, [r4, #46]	; 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 80059f0:	2f00      	cmp	r7, #0
 80059f2:	db22      	blt.n	8005a3a <VSS_CalcElAngle+0x9e>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 80059f4:	4643      	mov	r3, r8
 80059f6:	8837      	ldrh	r7, [r6, #0]
 80059f8:	1afe      	subs	r6, r7, r3
 80059fa:	2301      	movs	r3, #1
 80059fc:	4698      	mov	r8, r3
 80059fe:	b236      	sxth	r6, r6
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8005a00:	2336      	movs	r3, #54	; 0x36
 8005a02:	5ee1      	ldrsh	r1, [r4, r3]
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 8005a04:	4370      	muls	r0, r6
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8005a06:	f7fa fc09 	bl	800021c <__divsi3>
          hAngleCorr *= hSignCorr;
 8005a0a:	4643      	mov	r3, r8
 8005a0c:	4358      	muls	r0, r3
            pHandle->bTransitionLocked = true;
 8005a0e:	2332      	movs	r3, #50	; 0x32
          hAngleCorr *= hSignCorr;
 8005a10:	b280      	uxth	r0, r0
          if (hAngleDiff >= 0)
 8005a12:	2e00      	cmp	r6, #0
 8005a14:	db0b      	blt.n	8005a2e <VSS_CalcElAngle+0x92>
            pHandle->bTransitionLocked = true;
 8005a16:	2201      	movs	r2, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8005a18:	1a38      	subs	r0, r7, r0
            pHandle->bTransitionLocked = true;
 8005a1a:	54e2      	strb	r2, [r4, r3]
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8005a1c:	b205      	sxth	r5, r0
 8005a1e:	e7c8      	b.n	80059b2 <VSS_CalcElAngle+0x16>
          hRetAngle = *(int16_t *)pInputVars_str;
 8005a20:	2300      	movs	r3, #0
 8005a22:	5ef5      	ldrsh	r5, [r6, r3]
          pHandle->bTransitionEnded = true;
 8005a24:	2201      	movs	r2, #1
 8005a26:	232d      	movs	r3, #45	; 0x2d
 8005a28:	54e2      	strb	r2, [r4, r3]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 8005a2a:	7020      	strb	r0, [r4, #0]
 8005a2c:	e7c1      	b.n	80059b2 <VSS_CalcElAngle+0x16>
            if (false == pHandle->bTransitionLocked)
 8005a2e:	5ce3      	ldrb	r3, [r4, r3]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0be      	beq.n	80059b2 <VSS_CalcElAngle+0x16>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 8005a34:	19c0      	adds	r0, r0, r7
 8005a36:	b205      	sxth	r5, r0
 8005a38:	e7bb      	b.n	80059b2 <VSS_CalcElAngle+0x16>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 8005a3a:	4643      	mov	r3, r8
 8005a3c:	8837      	ldrh	r7, [r6, #0]
 8005a3e:	1bde      	subs	r6, r3, r7
 8005a40:	4b01      	ldr	r3, [pc, #4]	; (8005a48 <VSS_CalcElAngle+0xac>)
 8005a42:	b236      	sxth	r6, r6
 8005a44:	4698      	mov	r8, r3
 8005a46:	e7db      	b.n	8005a00 <VSS_CalcElAngle+0x64>
 8005a48:	0000ffff 	.word	0x0000ffff

08005a4c <VSS_CalcAvrgMecSpeedUnit>:
  * - Called with the same periodicity on which speed control is executed, precisely during START and SWITCH_OVER states
  * of the MC tasks state machine or in its RUM state in @ref OpenLoop "Open Loop Control" configuration into
  * TSK_MediumFrequencyTask.
  */
__weak bool VSS_CalcAvrgMecSpeedUnit(VirtualSpeedSensor_Handle_t *pHandle, int16_t *hMecSpeedUnit)
{
 8005a4c:	b570      	push	{r4, r5, r6, lr}
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 8005a4e:	8d03      	ldrh	r3, [r0, #40]	; 0x28
{
 8005a50:	0004      	movs	r4, r0
 8005a52:	000d      	movs	r5, r1
    if (pHandle->hRemainingStep > 1u)
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d91c      	bls.n	8005a92 <VSS_CalcAvrgMecSpeedUnit+0x46>
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8005a58:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005a5a:	6a02      	ldr	r2, [r0, #32]
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8005a5c:	69e1      	ldr	r1, [r4, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8005a5e:	189b      	adds	r3, r3, r2
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8005a60:	8b42      	ldrh	r2, [r0, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8005a62:	6243      	str	r3, [r0, #36]	; 0x24
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8005a64:	141b      	asrs	r3, r3, #16
 8005a66:	81c3      	strh	r3, [r0, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8005a68:	4353      	muls	r3, r2
 8005a6a:	0098      	lsls	r0, r3, #2
 8005a6c:	18c0      	adds	r0, r0, r3
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8005a6e:	7863      	ldrb	r3, [r4, #1]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8005a70:	0040      	lsls	r0, r0, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8005a72:	4359      	muls	r1, r3
 8005a74:	f7fa fbd2 	bl	800021c <__divsi3>
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8005a78:	b200      	sxth	r0, r0
 8005a7a:	8028      	strh	r0, [r5, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8005a7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005a7e:	81a0      	strh	r0, [r4, #12]
      pHandle->hRemainingStep--;
 8005a80:	3b01      	subs	r3, #1
 8005a82:	8523      	strh	r3, [r4, #40]	; 0x28
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8005a84:	232d      	movs	r3, #45	; 0x2d
 8005a86:	5ce0      	ldrb	r0, [r4, r3]
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	d10b      	bne.n	8005aa4 <VSS_CalcAvrgMecSpeedUnit+0x58>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8005a8c:	78e3      	ldrb	r3, [r4, #3]
 8005a8e:	7023      	strb	r3, [r4, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8005a90:	bd70      	pop	{r4, r5, r6, pc}
    else if (1U == pHandle->hRemainingStep)
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d00b      	beq.n	8005aae <VSS_CalcAvrgMecSpeedUnit+0x62>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8005a96:	220c      	movs	r2, #12
 8005a98:	5e83      	ldrsh	r3, [r0, r2]
 8005a9a:	800b      	strh	r3, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8005a9c:	232d      	movs	r3, #45	; 0x2d
 8005a9e:	5ce0      	ldrb	r0, [r4, r3]
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d0f3      	beq.n	8005a8c <VSS_CalcAvrgMecSpeedUnit+0x40>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8005aa4:	0029      	movs	r1, r5
 8005aa6:	0020      	movs	r0, r4
 8005aa8:	f7ff ff36 	bl	8005918 <SPD_IsMecSpeedReliable>
 8005aac:	e7f0      	b.n	8005a90 <VSS_CalcAvrgMecSpeedUnit+0x44>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8005aae:	222a      	movs	r2, #42	; 0x2a
 8005ab0:	5e83      	ldrsh	r3, [r0, r2]
 8005ab2:	800b      	strh	r3, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005ab4:	8183      	strh	r3, [r0, #12]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8005ab6:	69c0      	ldr	r0, [r0, #28]
 8005ab8:	4358      	muls	r0, r3
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8005aba:	8b63      	ldrh	r3, [r4, #26]
 8005abc:	0099      	lsls	r1, r3, #2
 8005abe:	18c9      	adds	r1, r1, r3
 8005ac0:	0049      	lsls	r1, r1, #1
 8005ac2:	f7fa fbab 	bl	800021c <__divsi3>
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8005ac6:	7863      	ldrb	r3, [r4, #1]
 8005ac8:	4343      	muls	r3, r0
 8005aca:	81e3      	strh	r3, [r4, #14]
      pHandle->hRemainingStep = 0U;
 8005acc:	2300      	movs	r3, #0
 8005ace:	8523      	strh	r3, [r4, #40]	; 0x28
 8005ad0:	e7d8      	b.n	8005a84 <VSS_CalcAvrgMecSpeedUnit+0x38>
 8005ad2:	46c0      	nop			; (mov r8, r8)

08005ad4 <VSS_SetMecAngle>:
  *
  * - Called during @ref RevUpCtrl "Rev-Up Control" and
  * @ref EncAlignCtrl "Encoder Alignment Controller procedure" initialization.
  */
__weak void VSS_SetMecAngle(VirtualSpeedSensor_Handle_t *pHandle, int16_t hMecAngle)
{
 8005ad4:	b570      	push	{r4, r5, r6, lr}
 8005ad6:	000d      	movs	r5, r1
 8005ad8:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
 8005ada:	8601      	strh	r1, [r0, #48]	; 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8005adc:	7841      	ldrb	r1, [r0, #1]
 8005ade:	0028      	movs	r0, r5
 8005ae0:	f7fa fb9c 	bl	800021c <__divsi3>
    pHandle->_Super.hElAngle = hMecAngle;
 8005ae4:	80a5      	strh	r5, [r4, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8005ae6:	80e0      	strh	r0, [r4, #6]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8005ae8:	bd70      	pop	{r4, r5, r6, pc}
 8005aea:	46c0      	nop			; (mov r8, r8)

08005aec <VSS_SetMecAcceleration>:
  * - Called during @ref RevUpCtrl "Rev-Up Control" and
  * @ref EncAlignCtrl "Encoder Alignment Controller procedure" initialization.
  */
__weak void  VSS_SetMecAcceleration(VirtualSpeedSensor_Handle_t *pHandle, int16_t hFinalMecSpeedUnit,
                                    uint16_t hDurationms)
{
 8005aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aee:	46ce      	mov	lr, r9
 8005af0:	4647      	mov	r7, r8
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8005af2:	232c      	movs	r3, #44	; 0x2c
{
 8005af4:	b580      	push	{r7, lr}
    if (false == pHandle->bTransitionStarted)
 8005af6:	5cc3      	ldrb	r3, [r0, r3]
{
 8005af8:	0004      	movs	r4, r0
 8005afa:	000e      	movs	r6, r1
 8005afc:	0015      	movs	r5, r2
    if (false == pHandle->bTransitionStarted)
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10f      	bne.n	8005b22 <VSS_SetMecAcceleration+0x36>
    {
      if (0U == hDurationms)
 8005b02:	2a00      	cmp	r2, #0
 8005b04:	d111      	bne.n	8005b2a <VSS_SetMecAcceleration+0x3e>
      {
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 8005b06:	8181      	strh	r1, [r0, #12]

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8005b08:	8b63      	ldrh	r3, [r4, #26]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8005b0a:	69c0      	ldr	r0, [r0, #28]
 8005b0c:	4348      	muls	r0, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8005b0e:	0099      	lsls	r1, r3, #2
 8005b10:	18c9      	adds	r1, r1, r3
 8005b12:	0049      	lsls	r1, r1, #1
                                              / (((int32_t)SPEED_UNIT)
 8005b14:	f7fa fb82 	bl	800021c <__divsi3>

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b18:	7863      	ldrb	r3, [r4, #1]

        pHandle->hRemainingStep = 0U;
 8005b1a:	8525      	strh	r5, [r4, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b1c:	4343      	muls	r3, r0

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8005b1e:	8566      	strh	r6, [r4, #42]	; 0x2a
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b20:	81e3      	strh	r3, [r4, #14]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8005b22:	bcc0      	pop	{r6, r7}
 8005b24:	46b9      	mov	r9, r7
 8005b26:	46b0      	mov	r8, r6
 8005b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8005b2a:	21fa      	movs	r1, #250	; 0xfa
 8005b2c:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 8005b2e:	0089      	lsls	r1, r1, #2
 8005b30:	4350      	muls	r0, r2
 8005b32:	f7fa fae9 	bl	8000108 <__udivsi3>
        hNbrStep++;
 8005b36:	3001      	adds	r0, #1
 8005b38:	b285      	uxth	r5, r0
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b3a:	230e      	movs	r3, #14
 8005b3c:	5ee7      	ldrsh	r7, [r4, r3]
        pHandle->hRemainingStep = hNbrStep;
 8005b3e:	8525      	strh	r5, [r4, #40]	; 0x28
        if (0U == hNbrStep)
 8005b40:	2d00      	cmp	r5, #0
 8005b42:	d103      	bne.n	8005b4c <VSS_SetMecAcceleration+0x60>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8005b44:	043f      	lsls	r7, r7, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8005b46:	8566      	strh	r6, [r4, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8005b48:	6267      	str	r7, [r4, #36]	; 0x24
}
 8005b4a:	e7ea      	b.n	8005b22 <VSS_SetMecAcceleration+0x36>
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b4c:	7863      	ldrb	r3, [r4, #1]
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8005b4e:	69e0      	ldr	r0, [r4, #28]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b50:	4699      	mov	r9, r3
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8005b52:	8b63      	ldrh	r3, [r4, #26]
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8005b54:	4370      	muls	r0, r6
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8005b56:	0099      	lsls	r1, r3, #2
 8005b58:	18c9      	adds	r1, r1, r3
 8005b5a:	0049      	lsls	r1, r1, #1
 8005b5c:	f7fa fb5e 	bl	800021c <__divsi3>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8005b60:	b203      	sxth	r3, r0
 8005b62:	4698      	mov	r8, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b64:	4649      	mov	r1, r9
 8005b66:	0038      	movs	r0, r7
 8005b68:	f7fa fb58 	bl	800021c <__divsi3>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8005b6c:	4643      	mov	r3, r8
 8005b6e:	1a18      	subs	r0, r3, r0
 8005b70:	0029      	movs	r1, r5
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 8005b72:	0400      	lsls	r0, r0, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8005b74:	f7fa fb52 	bl	800021c <__divsi3>
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b78:	464b      	mov	r3, r9
 8005b7a:	4358      	muls	r0, r3
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8005b7c:	043f      	lsls	r7, r7, #16
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8005b7e:	6220      	str	r0, [r4, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8005b80:	8566      	strh	r6, [r4, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8005b82:	6267      	str	r7, [r4, #36]	; 0x24
    }
 8005b84:	e7cd      	b.n	8005b22 <VSS_SetMecAcceleration+0x36>
 8005b86:	46c0      	nop			; (mov r8, r8)

08005b88 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8005b88:	2900      	cmp	r1, #0
 8005b8a:	d006      	beq.n	8005b9a <VSS_SetStartTransition+0x12>
    {
      pHandle->bTransitionStarted = true;
 8005b8c:	232c      	movs	r3, #44	; 0x2c
 8005b8e:	2201      	movs	r2, #1
 8005b90:	54c2      	strb	r2, [r0, r3]

      if (0 == pHandle->hTransitionSteps)
 8005b92:	2136      	movs	r1, #54	; 0x36
 8005b94:	5e43      	ldrsh	r3, [r0, r1]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <VSS_SetStartTransition+0x16>
  bool bAux = true;
 8005b9a:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8005b9c:	4770      	bx	lr
        pHandle->bTransitionEnded = true;
 8005b9e:	212d      	movs	r1, #45	; 0x2d
 8005ba0:	5442      	strb	r2, [r0, r1]
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8005ba2:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	e7f9      	b.n	8005b9c <VSS_SetStartTransition+0x14>

08005ba8 <VSS_TransitionEnded>:
__weak bool VSS_TransitionEnded(VirtualSpeedSensor_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
 8005ba8:	232d      	movs	r3, #45	; 0x2d
 8005baa:	5cc0      	ldrb	r0, [r0, r3]
#endif
}
 8005bac:	4770      	bx	lr
 8005bae:	46c0      	nop			; (mov r8, r8)

08005bb0 <memset>:
 8005bb0:	0003      	movs	r3, r0
 8005bb2:	1882      	adds	r2, r0, r2
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d100      	bne.n	8005bba <memset+0xa>
 8005bb8:	4770      	bx	lr
 8005bba:	7019      	strb	r1, [r3, #0]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	e7f9      	b.n	8005bb4 <memset+0x4>

08005bc0 <__libc_init_array>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	2600      	movs	r6, #0
 8005bc4:	4c0c      	ldr	r4, [pc, #48]	; (8005bf8 <__libc_init_array+0x38>)
 8005bc6:	4d0d      	ldr	r5, [pc, #52]	; (8005bfc <__libc_init_array+0x3c>)
 8005bc8:	1b64      	subs	r4, r4, r5
 8005bca:	10a4      	asrs	r4, r4, #2
 8005bcc:	42a6      	cmp	r6, r4
 8005bce:	d109      	bne.n	8005be4 <__libc_init_array+0x24>
 8005bd0:	2600      	movs	r6, #0
 8005bd2:	f000 f823 	bl	8005c1c <_init>
 8005bd6:	4c0a      	ldr	r4, [pc, #40]	; (8005c00 <__libc_init_array+0x40>)
 8005bd8:	4d0a      	ldr	r5, [pc, #40]	; (8005c04 <__libc_init_array+0x44>)
 8005bda:	1b64      	subs	r4, r4, r5
 8005bdc:	10a4      	asrs	r4, r4, #2
 8005bde:	42a6      	cmp	r6, r4
 8005be0:	d105      	bne.n	8005bee <__libc_init_array+0x2e>
 8005be2:	bd70      	pop	{r4, r5, r6, pc}
 8005be4:	00b3      	lsls	r3, r6, #2
 8005be6:	58eb      	ldr	r3, [r5, r3]
 8005be8:	4798      	blx	r3
 8005bea:	3601      	adds	r6, #1
 8005bec:	e7ee      	b.n	8005bcc <__libc_init_array+0xc>
 8005bee:	00b3      	lsls	r3, r6, #2
 8005bf0:	58eb      	ldr	r3, [r5, r3]
 8005bf2:	4798      	blx	r3
 8005bf4:	3601      	adds	r6, #1
 8005bf6:	e7f2      	b.n	8005bde <__libc_init_array+0x1e>
 8005bf8:	080060b8 	.word	0x080060b8
 8005bfc:	080060b8 	.word	0x080060b8
 8005c00:	080060bc 	.word	0x080060bc
 8005c04:	080060b8 	.word	0x080060b8

08005c08 <memcpy>:
 8005c08:	2300      	movs	r3, #0
 8005c0a:	b510      	push	{r4, lr}
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d100      	bne.n	8005c12 <memcpy+0xa>
 8005c10:	bd10      	pop	{r4, pc}
 8005c12:	5ccc      	ldrb	r4, [r1, r3]
 8005c14:	54c4      	strb	r4, [r0, r3]
 8005c16:	3301      	adds	r3, #1
 8005c18:	e7f8      	b.n	8005c0c <memcpy+0x4>
	...

08005c1c <_init>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	46c0      	nop			; (mov r8, r8)
 8005c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c22:	bc08      	pop	{r3}
 8005c24:	469e      	mov	lr, r3
 8005c26:	4770      	bx	lr

08005c28 <_fini>:
 8005c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2a:	46c0      	nop			; (mov r8, r8)
 8005c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c2e:	bc08      	pop	{r3}
 8005c30:	469e      	mov	lr, r3
 8005c32:	4770      	bx	lr
