{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../mo6-digitaal.gen/sources_1/bd/blockdesign",
      "name": "blockdesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "test_0": "",
      "clk_wiz": ""
    },
    "ports": {
      "output_0": {
        "direction": "O"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "test_0": {
        "vlnv": "xilinx.com:module_ref:test:1.0",
        "xci_name": "blockdesign_test_0_0",
        "xci_path": "ip\\blockdesign_test_0_0\\blockdesign_test_0_0.xci",
        "inst_hier_path": "test_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "test",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "output": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "blockdesign_clk_wiz_0",
        "xci_path": "ip\\blockdesign_clk_wiz_0\\blockdesign_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "test_0/clk"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "test_0_output": {
        "ports": [
          "test_0/output",
          "output_0"
        ]
      }
    }
  }
}