# FPGA Design Toolkit

**Complete open-source FPGA development environment with one-command project setup**

ğŸš€ **Get from zero to working FPGA design in under 5 minutes**

## What You Get

âœ… **Instant project setup** - Complete FPGA project structure in one command  
âœ… **Ready-to-use modules** - Synchronizers, edge detectors, SPI debounce, LED controllers  
âœ… **Complete simulation workflow** - Icarus Verilog + GTKWave integration  
âœ… **Full FPGA flow** - Synthesis â†’ Place & Route â†’ Bitstream â†’ Programming  
âœ… **Working examples** - 8-bit adder with 600+ test cases  

## Quick Start

### 1. Install Tools (Ubuntu/WSL2)
```bash
git clone https://github.com/yourusername/fpga-design-toolkit.git
cd fpga-design-toolkit
chmod +x install_fpga_tools.sh
./install_fpga_tools.sh
```

### 2. Create Your First Project
```bash
./initiate_proj.sh
```

### 3. Test Everything Works
```bash
cd your_project_name
make quick-test
```

**Done!** You now have a working FPGA project with simulation and synthesis support.

## What Gets Created

```
your_project/
â”œâ”€â”€ sources/rtl/        # Your Verilog files + standard modules
â”œâ”€â”€ sources/tb/         # Testbenches  
â”œâ”€â”€ sim/               # Simulation outputs & waveforms
â”œâ”€â”€ backend/           # Synthesis, place & route, bitstreams
â”œâ”€â”€ Makefile           # Complete build system
â””â”€â”€ README.md          # Project documentation
```

## Key Features

### ğŸ”§ Professional Build System
```bash
make sim           # Run simulation
make waves         # View waveforms  
make synth-ice40   # Synthesize for iCE40
make ice40         # Complete FPGA flow
make prog-ice40    # Program device
```

### ğŸ“š Standard Modules Library
Ready-to-use Verilog modules included in every project:
- **synchronizer** - Clock domain crossing
- **edge_detector** - Rising/falling edge detection  
- **LED_logic** - Configurable LED controller
- **spi_interface_debounce** - Clean SPI signal handling

### ğŸ¯ FPGA Family Support
- **iCE40** - Full support (Lattice)
- **ECP5** - Ready for implementation  
- **Xilinx/Intel** - Framework ready

### ğŸ§ª Example Projects
Auto-generated 8-bit adder with:
- Complete testbench (600+ test cases)
- iCE40 constraint files
- Self-checking verification
- Ready for hardware implementation

## Supported Tools

**Simulation**: Icarus Verilog, GTKWave, Verilator  
**Synthesis**: Yosys  
**Place & Route**: NextPNR  
**Programming**: iceprog, openFPGALoader  

## Requirements

- **Linux**: Ubuntu 20.04+ or WSL2  
- **RAM**: 4GB+ (8GB recommended)  
- **Disk**: 10GB+ free space  

## Use Cases

âœ¨ **Learning FPGA design** - Get started with working examples  
âœ¨ **Rapid prototyping** - Quick project setup and testing  
âœ¨ **Open-source development** - No license fees or vendor lock-in  
âœ¨ **Educational projects** - Complete workflow from simulation to hardware  
âœ¨ **Commercial projects** - Production-ready for small to medium designs  

## Installation Options

**Option 1: Automatic (Recommended)**
```bash
./install_fpga_tools.sh  # Installs OSS CAD Suite + essentials
```

**Option 2: Manual**
```bash
sudo apt install iverilog gtkwave yosys nextpnr-ice40 fpga-icestorm
```

## Documentation

- **Quick Start**: Run `./initiate_proj.sh` and follow prompts
- **Makefile Help**: `make help` in any generated project  
- **Tool Check**: `make check-tools` to verify installation
- **Project Status**: `make status` to see build state

## Examples & Tutorials

### Create LED Blinker
```verilog
LED_logic #(.time_count(50000000), .toggle_count(25000000)) 
    led_inst (.i_clk(clk), .i_rst_n(rst_n), .i_sig(button), .o_led(led));
```

### Add Clock Domain Crossing
```verilog
synchronizer #(.WIDTH(8)) sync_inst 
    (.i_clk(clk), .i_rst_n(rst_n), .d_in(async_data), .d_out(sync_data));
```

## Contributing

ğŸ¤ **Add FPGA families** - Extend Makefile template  
ğŸ¤ **New examples** - Add to initiate_proj.sh  
ğŸ¤ **Tool integration** - Support more EDA tools  
ğŸ¤ **Documentation** - Improve guides and tutorials  

## License

MIT License - Use freely for personal and commercial projects

---

**Ready to start designing?** 
```bash
git clone https://github.com/yourusername/fpga-design-toolkit.git && cd fpga-design-toolkit && ./install_fpga_tools.sh
```

**Keywords**: FPGA development, open source EDA tools, Verilog design, digital design toolkit, iCE40 development, FPGA simulation, hardware design automation, RTL design, FPGA synthesis, nextpnr, yosys