// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "04/21/2018 18:09:52"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Sdram_Tx_Rx_Top (
	clk,
	rst_n,
	rs232_rx,
	rs232_tx,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_ras_n,
	sdram_cas_n,
	sdram_we_n,
	sdram_bank,
	sdram_addr,
	sdram_data,
	sdram_dqm);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	rs232_tx;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_ras_n;
output 	sdram_cas_n;
output 	sdram_we_n;
output 	[1:0] sdram_bank;
output 	[11:0] sdram_addr;
inout 	[15:0] sdram_data;
output 	[1:0] sdram_dqm;

// Design Ports Information
// rs232_tx	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_clk	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cke	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cs_n	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_ras_n	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cas_n	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_we_n	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_bank[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_bank[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[6]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[9]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[10]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_dqm[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_dqm[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[10]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[11]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[13]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Sdram_Tx_Rx_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Uart_Byte_Tx_inst|bps_cnt[0]~4_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~9 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[3]~22_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[6]~28_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[13]~42_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \Cmd_Decode_inst|rec_num[1]~6_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][0]~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][1]~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][0]~q ;
wire \Uart_Byte_Rx_inst|div_cnt[3]~22_combout ;
wire \Uart_Byte_Tx_inst|Mux0~5_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout ;
wire \Uart_Byte_Tx_inst|Equal0~2_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always11~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always11~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][0]~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][1]~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][0]~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][1]~q ;
wire \Uart_Byte_Rx_inst|Selector23~0_combout ;
wire \Uart_Byte_Rx_inst|Equal0~0_combout ;
wire \Uart_Byte_Rx_inst|Selector26~0_combout ;
wire \Uart_Byte_Rx_inst|Selector19~0_combout ;
wire \Uart_Byte_Rx_inst|Selector17~0_combout ;
wire \Uart_Byte_Rx_inst|Add6~1_combout ;
wire \Uart_Byte_Rx_inst|Add7~2_combout ;
wire \Uart_Byte_Rx_inst|Add8~1_combout ;
wire \Uart_Byte_Rx_inst|Selector1~0_combout ;
wire \sdram_data[8]~input_o ;
wire \sdram_data[9]~input_o ;
wire \sdram_data[10]~input_o ;
wire \sdram_data[11]~input_o ;
wire \sdram_data[12]~input_o ;
wire \sdram_data[13]~input_o ;
wire \sdram_data[14]~input_o ;
wire \sdram_data[15]~input_o ;
wire \Cmd_Decode_inst|wr_cmd[7]~feeder_combout ;
wire \sdram_data[0]~output_o ;
wire \sdram_data[1]~output_o ;
wire \sdram_data[2]~output_o ;
wire \sdram_data[3]~output_o ;
wire \sdram_data[4]~output_o ;
wire \sdram_data[5]~output_o ;
wire \sdram_data[6]~output_o ;
wire \sdram_data[7]~output_o ;
wire \sdram_data[8]~output_o ;
wire \sdram_data[9]~output_o ;
wire \sdram_data[10]~output_o ;
wire \sdram_data[11]~output_o ;
wire \sdram_data[12]~output_o ;
wire \sdram_data[13]~output_o ;
wire \sdram_data[14]~output_o ;
wire \sdram_data[15]~output_o ;
wire \rs232_tx~output_o ;
wire \sdram_clk~output_o ;
wire \sdram_cke~output_o ;
wire \sdram_cs_n~output_o ;
wire \sdram_ras_n~output_o ;
wire \sdram_cas_n~output_o ;
wire \sdram_we_n~output_o ;
wire \sdram_bank[0]~output_o ;
wire \sdram_bank[1]~output_o ;
wire \sdram_addr[0]~output_o ;
wire \sdram_addr[1]~output_o ;
wire \sdram_addr[2]~output_o ;
wire \sdram_addr[3]~output_o ;
wire \sdram_addr[4]~output_o ;
wire \sdram_addr[5]~output_o ;
wire \sdram_addr[6]~output_o ;
wire \sdram_addr[7]~output_o ;
wire \sdram_addr[8]~output_o ;
wire \sdram_addr[9]~output_o ;
wire \sdram_addr[10]~output_o ;
wire \sdram_addr[11]~output_o ;
wire \sdram_dqm[0]~output_o ;
wire \sdram_dqm[1]~output_o ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \rst_n~input_o ;
wire \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout ;
wire \rst_n~inputclkctrl_outclk ;
wire \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~25 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~1 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~3 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~5 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~7 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal2~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always11~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always11~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always11~3_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector15~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ;
wire \Sdram_Top_inst|always3~0_combout ;
wire \Sdram_Top_inst|ref_en~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[0]~8_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[0]~9 ;
wire \Uart_Byte_Rx_inst|bps_cnt[1]~11 ;
wire \Uart_Byte_Rx_inst|bps_cnt[2]~12_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[2]~13 ;
wire \Uart_Byte_Rx_inst|bps_cnt[3]~14_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][1]~20_combout ;
wire \rs232_rx~input_o ;
wire \Uart_Byte_Rx_inst|s0_rs232_rx~feeder_combout ;
wire \Uart_Byte_Rx_inst|s0_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|s1_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|Selector25~0_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[3]~15 ;
wire \Uart_Byte_Rx_inst|bps_cnt[4]~17 ;
wire \Uart_Byte_Rx_inst|bps_cnt[5]~19_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[5]~20 ;
wire \Uart_Byte_Rx_inst|bps_cnt[6]~21_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[6]~22 ;
wire \Uart_Byte_Rx_inst|bps_cnt[7]~23_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[1]~10_combout ;
wire \Uart_Byte_Rx_inst|START_BIT[2]~0_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[4]~16_combout ;
wire \Uart_Byte_Rx_inst|always2~3_combout ;
wire \Uart_Byte_Rx_inst|START_BIT[2]~1_combout ;
wire \Uart_Byte_Rx_inst|Add2~0_combout ;
wire \Uart_Byte_Rx_inst|Selector24~2_combout ;
wire \Uart_Byte_Rx_inst|always2~0_combout ;
wire \Uart_Byte_Rx_inst|always2~1_combout ;
wire \Uart_Byte_Rx_inst|always2~2_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ;
wire \Uart_Byte_Rx_inst|Equal2~0_combout ;
wire \Uart_Byte_Rx_inst|Equal2~1_combout ;
wire \Uart_Byte_Rx_inst|Equal2~2_combout ;
wire \Uart_Byte_Rx_inst|rx_done~q ;
wire \Cmd_Decode_inst|rec_num[0]~4_combout ;
wire \Cmd_Decode_inst|rec_num[2]~9 ;
wire \Cmd_Decode_inst|rec_num[3]~11_combout ;
wire \Cmd_Decode_inst|LessThan0~0_combout ;
wire \Uart_Byte_Rx_inst|Selector16~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][1]~q ;
wire \Uart_Byte_Rx_inst|Add5~0_combout ;
wire \Uart_Byte_Rx_inst|Selector15~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[2]~feeder_combout ;
wire \Cmd_Decode_inst|always1~0_combout ;
wire \Uart_Byte_Rx_inst|Selector20~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][0]~q ;
wire \Uart_Byte_Rx_inst|Add4~0_combout ;
wire \Uart_Byte_Rx_inst|Selector18~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[1]~feeder_combout ;
wire \Uart_Byte_Rx_inst|Selector22~0_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[0]~16_combout ;
wire \Uart_Byte_Rx_inst|tmp0_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|tmp1_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|uart_state~0_combout ;
wire \Uart_Byte_Rx_inst|uart_state~q ;
wire \Uart_Byte_Rx_inst|div_cnt[0]~17 ;
wire \Uart_Byte_Rx_inst|div_cnt[1]~18_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[1]~19 ;
wire \Uart_Byte_Rx_inst|div_cnt[2]~20_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[2]~21 ;
wire \Uart_Byte_Rx_inst|div_cnt[3]~23 ;
wire \Uart_Byte_Rx_inst|div_cnt[4]~24_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[4]~25 ;
wire \Uart_Byte_Rx_inst|div_cnt[5]~27 ;
wire \Uart_Byte_Rx_inst|div_cnt[6]~29 ;
wire \Uart_Byte_Rx_inst|div_cnt[7]~30_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[7]~31 ;
wire \Uart_Byte_Rx_inst|div_cnt[8]~32_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[8]~33 ;
wire \Uart_Byte_Rx_inst|div_cnt[9]~34_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[9]~35 ;
wire \Uart_Byte_Rx_inst|div_cnt[10]~36_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[10]~37 ;
wire \Uart_Byte_Rx_inst|div_cnt[11]~39 ;
wire \Uart_Byte_Rx_inst|div_cnt[12]~40_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[12]~41 ;
wire \Uart_Byte_Rx_inst|div_cnt[13]~43 ;
wire \Uart_Byte_Rx_inst|div_cnt[14]~44_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[5]~26_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[11]~38_combout ;
wire \Uart_Byte_Rx_inst|Equal0~2_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[13]~42_combout ;
wire \Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[14]~45 ;
wire \Uart_Byte_Rx_inst|div_cnt[15]~46_combout ;
wire \Uart_Byte_Rx_inst|Equal0~1_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[6]~28_combout ;
wire \Uart_Byte_Rx_inst|Equal0~3_combout ;
wire \Uart_Byte_Rx_inst|Equal0~4_combout ;
wire \Uart_Byte_Rx_inst|Equal0~5_combout ;
wire \Uart_Byte_Rx_inst|bps_clk~feeder_combout ;
wire \Uart_Byte_Rx_inst|bps_clk~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][1]~q ;
wire \Uart_Byte_Rx_inst|Add3~0_combout ;
wire \Uart_Byte_Rx_inst|Selector21~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[0]~feeder_combout ;
wire \Cmd_Decode_inst|wr_cmd[0]~feeder_combout ;
wire \Cmd_Decode_inst|Equal1~1_combout ;
wire \Uart_Byte_Rx_inst|Add7~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~8_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][0]~q ;
wire \Uart_Byte_Rx_inst|Add7~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[4]~feeder_combout ;
wire \Uart_Byte_Rx_inst|Add8~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][1]~13_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][1]~q ;
wire \Uart_Byte_Rx_inst|Add8~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[5]~feeder_combout ;
wire \Uart_Byte_Rx_inst|Add9~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~17_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][0]~q ;
wire \Uart_Byte_Rx_inst|Add9~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][1]~q ;
wire \Uart_Byte_Rx_inst|Add9~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[6]~feeder_combout ;
wire \Cmd_Decode_inst|wr_cmd[6]~feeder_combout ;
wire \Cmd_Decode_inst|Equal1~0_combout ;
wire \Cmd_Decode_inst|Equal1~2_combout ;
wire \Cmd_Decode_inst|rec_num[2]~10_combout ;
wire \Cmd_Decode_inst|rec_num[0]~5 ;
wire \Cmd_Decode_inst|rec_num[1]~7 ;
wire \Cmd_Decode_inst|rec_num[2]~8_combout ;
wire \Cmd_Decode_inst|always3~0_combout ;
wire \Cmd_Decode_inst|wr_trig~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ;
wire \Sdram_Top_inst|always5~0_combout ;
wire \Sdram_Top_inst|rd_en~q ;
wire \Sdram_Top_inst|Selector0~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout ;
wire \Sdram_Top_inst|Selector1~0_combout ;
wire \Sdram_Top_inst|pre_state.00100~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ;
wire \Sdram_Top_inst|Selector3~0_combout ;
wire \Sdram_Top_inst|Selector3~1_combout ;
wire \Sdram_Top_inst|pre_state.10000~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~1 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~3 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~5 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~7 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always11~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always11~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always11~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector14~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ;
wire \Sdram_Top_inst|Selector0~1_combout ;
wire \Sdram_Top_inst|Selector0~2_combout ;
wire \Sdram_Top_inst|Selector0~3_combout ;
wire \Sdram_Top_inst|pre_state.00010~q ;
wire \Sdram_Top_inst|always4~0_combout ;
wire \Sdram_Top_inst|wr_en~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \Cmd_Decode_inst|wfifo_wr_en~0_combout ;
wire \Cmd_Decode_inst|wfifo_wr_en~q ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ;
wire \Cmd_Decode_inst|wfifo_data[0]~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \Cmd_Decode_inst|wfifo_data[1]~1_combout ;
wire \Cmd_Decode_inst|wfifo_data[2]~2_combout ;
wire \Uart_Byte_Rx_inst|Add6~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][1]~q ;
wire \Uart_Byte_Rx_inst|Add6~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[3]~feeder_combout ;
wire \Cmd_Decode_inst|wfifo_data[3]~3_combout ;
wire \Cmd_Decode_inst|wfifo_data[4]~4_combout ;
wire \Cmd_Decode_inst|wfifo_data[5]~5_combout ;
wire \Cmd_Decode_inst|wfifo_data[6]~6_combout ;
wire \Uart_Byte_Rx_inst|Selector2~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~19_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][0]~q ;
wire \Uart_Byte_Rx_inst|Add10~0_combout ;
wire \Uart_Byte_Rx_inst|Selector0~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~q ;
wire \Uart_Byte_Rx_inst|data_byte[7]~feeder_combout ;
wire \Cmd_Decode_inst|wfifo_data[7]~7_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[0]~16_combout ;
wire \Uart_Byte_Tx_inst|always0~0_combout ;
wire \Uart_Byte_Tx_inst|rfifo_rd_en~q ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \Uart_Byte_Tx_inst|send_en~0_combout ;
wire \Uart_Byte_Tx_inst|send_en~q ;
wire \Uart_Byte_Tx_inst|uart_state~0_combout ;
wire \Uart_Byte_Tx_inst|uart_state~q ;
wire \Uart_Byte_Tx_inst|div_cnt[0]~17 ;
wire \Uart_Byte_Tx_inst|div_cnt[1]~18_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[1]~19 ;
wire \Uart_Byte_Tx_inst|div_cnt[2]~20_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[2]~21 ;
wire \Uart_Byte_Tx_inst|div_cnt[3]~23 ;
wire \Uart_Byte_Tx_inst|div_cnt[4]~24_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[4]~25 ;
wire \Uart_Byte_Tx_inst|div_cnt[5]~27 ;
wire \Uart_Byte_Tx_inst|div_cnt[6]~29 ;
wire \Uart_Byte_Tx_inst|div_cnt[7]~30_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[7]~31 ;
wire \Uart_Byte_Tx_inst|div_cnt[8]~32_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[8]~33 ;
wire \Uart_Byte_Tx_inst|div_cnt[9]~34_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[9]~35 ;
wire \Uart_Byte_Tx_inst|div_cnt[10]~36_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[10]~37 ;
wire \Uart_Byte_Tx_inst|div_cnt[11]~39 ;
wire \Uart_Byte_Tx_inst|div_cnt[12]~40_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[12]~41 ;
wire \Uart_Byte_Tx_inst|div_cnt[13]~43 ;
wire \Uart_Byte_Tx_inst|div_cnt[14]~44_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[14]~45 ;
wire \Uart_Byte_Tx_inst|div_cnt[15]~46_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[11]~38_combout ;
wire \Uart_Byte_Tx_inst|Equal0~3_combout ;
wire \Uart_Byte_Tx_inst|Equal0~1_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[5]~26_combout ;
wire \Uart_Byte_Tx_inst|Equal0~0_combout ;
wire \Uart_Byte_Tx_inst|Equal0~4_combout ;
wire \Uart_Byte_Tx_inst|Equal0~5_combout ;
wire \Uart_Byte_Tx_inst|bps_clk~feeder_combout ;
wire \Uart_Byte_Tx_inst|bps_clk~q ;
wire \Uart_Byte_Tx_inst|bps_cnt[0]~5 ;
wire \Uart_Byte_Tx_inst|bps_cnt[1]~6_combout ;
wire \Uart_Byte_Tx_inst|bps_cnt[2]~9 ;
wire \Uart_Byte_Tx_inst|bps_cnt[3]~11_combout ;
wire \Uart_Byte_Tx_inst|Equal1~0_combout ;
wire \Uart_Byte_Tx_inst|tx_done~feeder_combout ;
wire \Uart_Byte_Tx_inst|tx_done~q ;
wire \Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ;
wire \Uart_Byte_Tx_inst|bps_cnt[1]~7 ;
wire \Uart_Byte_Tx_inst|bps_cnt[2]~8_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sdram_data[0]~input_o ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \sdram_data[1]~input_o ;
wire \sdram_data[2]~input_o ;
wire \sdram_data[3]~input_o ;
wire \sdram_data[4]~input_o ;
wire \sdram_data[5]~input_o ;
wire \sdram_data[6]~input_o ;
wire \sdram_data[7]~input_o ;
wire \Uart_Byte_Tx_inst|Mux0~4_combout ;
wire \Uart_Byte_Tx_inst|Mux0~0_combout ;
wire \Uart_Byte_Tx_inst|Mux0~1_combout ;
wire \Uart_Byte_Tx_inst|Mux0~2_combout ;
wire \Uart_Byte_Tx_inst|Mux0~3_combout ;
wire \Uart_Byte_Tx_inst|Mux0~6_combout ;
wire \Uart_Byte_Tx_inst|rs232_tx~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder_combout ;
wire \Sdram_Top_inst|next_state~1_combout ;
wire \Sdram_Top_inst|pre_state.00001~q ;
wire \Sdram_Top_inst|sdram_cas_n~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout ;
wire \Sdram_Top_inst|sdram_cas_n~2_combout ;
wire \Sdram_Top_inst|sdram_ras_n~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ;
wire \Sdram_Top_inst|sdram_cas_n~0_combout ;
wire \Sdram_Top_inst|sdram_ras_n~combout ;
wire \Sdram_Top_inst|sdram_cas_n~3_combout ;
wire \Sdram_Top_inst|sdram_cas_n~combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout ;
wire \Sdram_Top_inst|sdram_we_n~0_combout ;
wire \Sdram_Top_inst|sdram_we_n~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout ;
wire \Sdram_Top_inst|Selector2~0_combout ;
wire \Sdram_Top_inst|Selector2~1_combout ;
wire \Sdram_Top_inst|pre_state.01000~q ;
wire \Cmd_Decode_inst|always4~1_combout ;
wire \Cmd_Decode_inst|always4~0_combout ;
wire \Cmd_Decode_inst|always4~2_combout ;
wire \Cmd_Decode_inst|rd_trig~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector2~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout ;
wire \Sdram_Top_inst|sdram_addr[0]~16_combout ;
wire \Sdram_Top_inst|sdram_addr[0]~35_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout ;
wire \Sdram_Top_inst|sdram_addr[1]~18_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout ;
wire \Sdram_Top_inst|sdram_addr[10]~19_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout ;
wire \Sdram_Top_inst|sdram_addr[1]~17_combout ;
wire \Sdram_Top_inst|sdram_addr[1]~20_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout ;
wire \Sdram_Top_inst|sdram_addr[2]~21_combout ;
wire \Sdram_Top_inst|sdram_addr[2]~36_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout ;
wire \Sdram_Top_inst|sdram_addr[3]~22_combout ;
wire \Sdram_Top_inst|sdram_addr[3]~37_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout ;
wire \Sdram_Top_inst|sdram_addr[4]~23_combout ;
wire \Sdram_Top_inst|sdram_addr[4]~24_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout ;
wire \Sdram_Top_inst|sdram_addr[5]~25_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout ;
wire \Sdram_Top_inst|sdram_addr[5]~26_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout ;
wire \Sdram_Top_inst|sdram_addr[6]~27_combout ;
wire \Sdram_Top_inst|sdram_addr[6]~38_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~9 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout ;
wire \Sdram_Top_inst|sdram_addr[7]~28_combout ;
wire \Sdram_Top_inst|sdram_addr[7]~39_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout ;
wire \Sdram_Top_inst|sdram_addr[8]~29_combout ;
wire \Sdram_Top_inst|sdram_addr[8]~40_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout ;
wire \Sdram_Top_inst|sdram_addr[9]~30_combout ;
wire \Sdram_Top_inst|sdram_addr[9]~41_combout ;
wire \Sdram_Top_inst|sdram_addr[10]~32_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout ;
wire \Sdram_Top_inst|sdram_addr[10]~31_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ;
wire \Sdram_Top_inst|sdram_addr[10]~33_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout ;
wire \Sdram_Top_inst|sdram_addr[11]~34_combout ;
wire \Sdram_Top_inst|sdram_addr[11]~42_combout ;
wire [13:0] \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us ;
wire [11:0] \Sdram_Top_inst|Sdram_Read_inst|row_addr ;
wire [11:0] \Sdram_Top_inst|Sdram_Write_inst|wr_addr ;
wire [1:0] \Sdram_Top_inst|Sdram_Read_inst|burst_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Write_inst|wr_cmd ;
wire [2:0] \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd ;
wire [13:0] \Sdram_Top_inst|Sdram_Init_inst|cnt_200us ;
wire [11:0] \Sdram_Top_inst|Sdram_Read_inst|rd_addr ;
wire [1:0] \Sdram_Top_inst|Sdram_Write_inst|break_cnt ;
wire [5:0] \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd ;
wire [3:0] \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd ;
wire [1:0] \Sdram_Top_inst|Sdram_Write_inst|burst_cnt ;
wire [5:0] \Sdram_Top_inst|Sdram_Read_inst|col_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd ;
wire [5:0] \Sdram_Top_inst|Sdram_Write_inst|col_cnt ;
wire [11:0] \Sdram_Top_inst|Sdram_Write_inst|row_addr ;
wire [3:0] \Sdram_Top_inst|Sdram_Read_inst|act_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r ;
wire [1:0] \Sdram_Top_inst|Sdram_Read_inst|break_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Write_inst|act_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Read_inst|rd_cmd ;
wire [3:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [3:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [3:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \Uart_Byte_Rx_inst|div_cnt ;
wire [7:0] \Uart_Byte_Rx_inst|data_byte ;
wire [7:0] \Uart_Byte_Rx_inst|bps_cnt ;
wire [15:0] \Uart_Byte_Rx_inst|bps_DR ;
wire [2:0] \Uart_Byte_Rx_inst|START_BIT ;
wire [7:0] \Uart_Byte_Tx_inst|r_data_byte ;
wire [15:0] \Uart_Byte_Tx_inst|div_cnt ;
wire [3:0] \Uart_Byte_Tx_inst|bps_cnt ;
wire [7:0] \Cmd_Decode_inst|wr_cmd ;
wire [3:0] \Cmd_Decode_inst|rec_num ;
wire [3:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [3:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;

wire [35:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [35:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \Uart_Byte_Tx_inst|r_data_byte [0] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \Uart_Byte_Tx_inst|r_data_byte [1] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \Uart_Byte_Tx_inst|r_data_byte [2] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \Uart_Byte_Tx_inst|r_data_byte [3] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \Uart_Byte_Tx_inst|r_data_byte [4] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \Uart_Byte_Tx_inst|r_data_byte [5] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \Uart_Byte_Tx_inst|r_data_byte [6] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \Uart_Byte_Tx_inst|r_data_byte [7] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: FF_X13_Y31_N13
dffeas \Uart_Byte_Tx_inst|bps_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N12
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[0]~4 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[0]~4_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|bps_clk~q  $ (VCC))) # (!\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|bps_clk~q  & VCC))
// \Uart_Byte_Tx_inst|bps_cnt[0]~5  = CARRY((\Uart_Byte_Tx_inst|bps_cnt [0] & \Uart_Byte_Tx_inst|bps_clk~q ))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_clk~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[0]~4_combout ),
	.cout(\Uart_Byte_Tx_inst|bps_cnt[0]~5 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[0]~4 .lut_mask = 16'h6688;
defparam \Uart_Byte_Tx_inst|bps_cnt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X9_Y31_N0
cycloneiv_ram_block \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\Uart_Byte_Tx_inst|send_en~q ),
	.ena1(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\sdram_data[7]~input_o ,\sdram_data[6]~input_o ,\sdram_data[5]~input_o ,\sdram_data[4]~input_o ,\sdram_data[3]~input_o ,\sdram_data[2]~input_o ,\sdram_data[1]~input_o ,
\sdram_data[0]~input_o }),
	.portaaddr({\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_cr21:auto_generated|a_dpfifo_j131:dpfifo|dpram_ke11:FIFOram|altsyncram_c4k1:altsyncram1|ALTSYNCRAM";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 4;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 15;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 16;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 4;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 15;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 16;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ) 
// # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout  = \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] $ (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 )

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 .lut_mask = 16'hA5A5;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout  = \Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] $ (VCC)
// \Sdram_Top_inst|Sdram_Write_inst|Add3~1  = CARRY(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Read_inst|Add3~7  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~7  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~9  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & !\Sdram_Top_inst|Sdram_Read_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~7 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~9 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout  = \Sdram_Top_inst|Sdram_Read_inst|Add3~9  $ (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~9 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~10 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N7
dffeas \Uart_Byte_Tx_inst|div_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y31_N13
dffeas \Uart_Byte_Tx_inst|div_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y31_N27
dffeas \Uart_Byte_Tx_inst|div_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[13] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N6
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[3]~22 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[3]~22_combout  = (\Uart_Byte_Tx_inst|div_cnt [3] & (!\Uart_Byte_Tx_inst|div_cnt[2]~21 )) # (!\Uart_Byte_Tx_inst|div_cnt [3] & ((\Uart_Byte_Tx_inst|div_cnt[2]~21 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[3]~23  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[2]~21 ) # (!\Uart_Byte_Tx_inst|div_cnt [3]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[2]~21 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[3]~22_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[3]~23 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N12
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[6]~28 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[6]~28_combout  = (\Uart_Byte_Tx_inst|div_cnt [6] & (\Uart_Byte_Tx_inst|div_cnt[5]~27  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [6] & (!\Uart_Byte_Tx_inst|div_cnt[5]~27  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[6]~29  = CARRY((\Uart_Byte_Tx_inst|div_cnt [6] & !\Uart_Byte_Tx_inst|div_cnt[5]~27 ))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[5]~27 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[6]~28_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[6]~29 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \Uart_Byte_Tx_inst|div_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N26
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[13]~42 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[13]~42_combout  = (\Uart_Byte_Tx_inst|div_cnt [13] & (!\Uart_Byte_Tx_inst|div_cnt[12]~41 )) # (!\Uart_Byte_Tx_inst|div_cnt [13] & ((\Uart_Byte_Tx_inst|div_cnt[12]~41 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[13]~43  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[12]~41 ) # (!\Uart_Byte_Tx_inst|div_cnt [13]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[12]~41 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[13]~42_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[13]~43 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout  = \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0] $ (VCC)
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~1  = CARRY(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0])

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~3  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 
//  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~5  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ) 
// # (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~23  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \Cmd_Decode_inst|rec_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[2]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[1] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y31_N18
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y31_N20
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneiv_lcell_comb \Cmd_Decode_inst|rec_num[1]~6 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[1]~6_combout  = (\Cmd_Decode_inst|rec_num [1] & (!\Cmd_Decode_inst|rec_num[0]~5 )) # (!\Cmd_Decode_inst|rec_num [1] & ((\Cmd_Decode_inst|rec_num[0]~5 ) # (GND)))
// \Cmd_Decode_inst|rec_num[1]~7  = CARRY((!\Cmd_Decode_inst|rec_num[0]~5 ) # (!\Cmd_Decode_inst|rec_num [1]))

	.dataa(\Cmd_Decode_inst|rec_num [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cmd_Decode_inst|rec_num[0]~5 ),
	.combout(\Cmd_Decode_inst|rec_num[1]~6_combout ),
	.cout(\Cmd_Decode_inst|rec_num[1]~7 ));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[1]~6 .lut_mask = 16'h5A5F;
defparam \Cmd_Decode_inst|rec_num[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \Uart_Byte_Rx_inst|r_data_byte[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add6~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \Uart_Byte_Rx_inst|r_data_byte[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N31
dffeas \Uart_Byte_Rx_inst|r_data_byte[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add8~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \Uart_Byte_Rx_inst|div_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[3]~22 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[3]~22_combout  = (\Uart_Byte_Rx_inst|div_cnt [3] & (!\Uart_Byte_Rx_inst|div_cnt[2]~21 )) # (!\Uart_Byte_Rx_inst|div_cnt [3] & ((\Uart_Byte_Rx_inst|div_cnt[2]~21 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[3]~23  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[2]~21 ) # (!\Uart_Byte_Rx_inst|div_cnt [3]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[2]~21 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[3]~22_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[3]~23 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N12
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~5 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~5_combout  = (\Uart_Byte_Tx_inst|bps_cnt [1] & (\Uart_Byte_Tx_inst|r_data_byte [1] & ((\Uart_Byte_Tx_inst|bps_cnt [0])))) # (!\Uart_Byte_Tx_inst|bps_cnt [1] & (((\Uart_Byte_Tx_inst|r_data_byte [6] & !\Uart_Byte_Tx_inst|bps_cnt 
// [0]))))

	.dataa(\Uart_Byte_Tx_inst|r_data_byte [1]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datac(\Uart_Byte_Tx_inst|r_data_byte [6]),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~5 .lut_mask = 16'h8830;
defparam \Uart_Byte_Tx_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] & ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5] & ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt [3] $ (((\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0] & (\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~1 .lut_mask = 16'h78F0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout  = \Sdram_Top_inst|Sdram_Read_inst|row_addr [0] $ (\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout  = \Sdram_Top_inst|Sdram_Read_inst|act_cnt [3] $ (((\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~1 .lut_mask = 16'h78F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 .lut_mask = 16'h7250;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N22
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal0~2 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~2_combout  = (!\Uart_Byte_Tx_inst|div_cnt [6] & (!\Uart_Byte_Tx_inst|div_cnt [2] & (!\Uart_Byte_Tx_inst|div_cnt [3] & !\Uart_Byte_Tx_inst|div_cnt [9])))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [6]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [2]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [3]),
	.datad(\Uart_Byte_Tx_inst|div_cnt [9]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \Uart_Byte_Tx_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y31_N11
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|rd_flag~q )

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 .lut_mask = 16'hAA00;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always11~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always11~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr 
// [11])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~0 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N7
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 .lut_mask = 16'h0F00;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always11~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always11~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr [11])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~0 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout  = (\Sdram_Top_inst|ref_en~q ) # ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]))

	.dataa(\Sdram_Top_inst|ref_en~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 .lut_mask = 16'hAAFA;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y31_N21
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N2
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\Uart_Byte_Tx_inst|rfifo_rd_en~q  & \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h0800;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N8
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8800;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N10
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\Uart_Byte_Tx_inst|rfifo_rd_en~q  & (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout )))) # (!\Uart_Byte_Tx_inst|rfifo_rd_en~q  & ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'hDC50;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 .lut_mask = 16'h3022;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \Cmd_Decode_inst|wr_cmd[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|wr_cmd[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[7] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \Cmd_Decode_inst|wr_cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[3] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & \Cmd_Decode_inst|wfifo_wr_en~q )))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N11
dffeas \Uart_Byte_Rx_inst|r_data_byte[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N7
dffeas \Uart_Byte_Rx_inst|START_BIT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|START_BIT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|START_BIT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \Uart_Byte_Rx_inst|r_data_byte[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|bps_clk~q  & !\Uart_Byte_Rx_inst|bps_cnt [6]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 .lut_mask = 16'h0030;
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \Uart_Byte_Rx_inst|r_data_byte[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N23
dffeas \Uart_Byte_Rx_inst|r_data_byte[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[7][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector23~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector23~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|r_data_byte[0][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector23~0 .lut_mask = 16'h0AA0;
defparam \Uart_Byte_Rx_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal0~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~0_combout  = (!\Uart_Byte_Rx_inst|div_cnt [10] & (!\Uart_Byte_Rx_inst|div_cnt [9] & (!\Uart_Byte_Rx_inst|div_cnt [7] & !\Uart_Byte_Rx_inst|div_cnt [8])))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [10]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [9]),
	.datac(\Uart_Byte_Rx_inst|div_cnt [7]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [8]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \Uart_Byte_Rx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector26~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector26~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & ((\Uart_Byte_Rx_inst|START_BIT [0] $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )))) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & (\Uart_Byte_Rx_inst|bps_cnt [2] & (\Uart_Byte_Rx_inst|START_BIT 
// [0] $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector26~0 .lut_mask = 16'h0EE0;
defparam \Uart_Byte_Rx_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector19~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector19~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|r_data_byte[1][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[1][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[1][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector19~0 .lut_mask = 16'h48C0;
defparam \Uart_Byte_Rx_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector17~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector17~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|r_data_byte[2][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector17~0 .lut_mask = 16'h0AA0;
defparam \Uart_Byte_Rx_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add6~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add6~1_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add6~1 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add7~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add7~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[4][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[4][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add7~2 .lut_mask = 16'h3CF0;
defparam \Uart_Byte_Rx_inst|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add8~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add8~1_combout  = \Uart_Byte_Rx_inst|r_data_byte[5][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add8~1 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector1~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector1~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|r_data_byte[7][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[7][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector1~0 .lut_mask = 16'h28A0;
defparam \Uart_Byte_Rx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneiv_lcell_comb \Cmd_Decode_inst|wr_cmd[7]~feeder (
// Equation(s):
// \Cmd_Decode_inst|wr_cmd[7]~feeder_combout  = \Uart_Byte_Rx_inst|data_byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [7]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wr_cmd[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[7]~feeder .lut_mask = 16'hFF00;
defparam \Cmd_Decode_inst|wr_cmd[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \sdram_data[0]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[0]~output .bus_hold = "false";
defparam \sdram_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \sdram_data[1]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[1]~output .bus_hold = "false";
defparam \sdram_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \sdram_data[2]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[2]~output .bus_hold = "false";
defparam \sdram_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \sdram_data[3]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[3]~output .bus_hold = "false";
defparam \sdram_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \sdram_data[4]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[4]~output .bus_hold = "false";
defparam \sdram_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \sdram_data[5]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[5]~output .bus_hold = "false";
defparam \sdram_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \sdram_data[6]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[6]~output .bus_hold = "false";
defparam \sdram_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \sdram_data[7]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[7]~output .bus_hold = "false";
defparam \sdram_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \sdram_data[8]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[8]~output .bus_hold = "false";
defparam \sdram_data[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \sdram_data[9]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[9]~output .bus_hold = "false";
defparam \sdram_data[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \sdram_data[10]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[10]~output .bus_hold = "false";
defparam \sdram_data[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \sdram_data[11]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[11]~output .bus_hold = "false";
defparam \sdram_data[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \sdram_data[12]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[12]~output .bus_hold = "false";
defparam \sdram_data[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \sdram_data[13]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[13]~output .bus_hold = "false";
defparam \sdram_data[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \sdram_data[14]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[14]~output .bus_hold = "false";
defparam \sdram_data[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \sdram_data[15]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_data[15]~output .bus_hold = "false";
defparam \sdram_data[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N2
cycloneiv_io_obuf \rs232_tx~output (
	.i(\Uart_Byte_Tx_inst|rs232_tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs232_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \sdram_clk~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_cke~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N2
cycloneiv_io_obuf \sdram_cs_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \sdram_ras_n~output (
	.i(\Sdram_Top_inst|sdram_ras_n~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_ras_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \sdram_cas_n~output (
	.i(\Sdram_Top_inst|sdram_cas_n~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_cas_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \sdram_we_n~output (
	.i(\Sdram_Top_inst|sdram_we_n~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_we_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_we_n~output .bus_hold = "false";
defparam \sdram_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \sdram_bank[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_bank[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_bank[0]~output .bus_hold = "false";
defparam \sdram_bank[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \sdram_bank[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_bank[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_bank[1]~output .bus_hold = "false";
defparam \sdram_bank[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \sdram_addr[0]~output (
	.i(\Sdram_Top_inst|sdram_addr[0]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[0]~output .bus_hold = "false";
defparam \sdram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \sdram_addr[1]~output (
	.i(\Sdram_Top_inst|sdram_addr[1]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[1]~output .bus_hold = "false";
defparam \sdram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \sdram_addr[2]~output (
	.i(\Sdram_Top_inst|sdram_addr[2]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[2]~output .bus_hold = "false";
defparam \sdram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \sdram_addr[3]~output (
	.i(\Sdram_Top_inst|sdram_addr[3]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[3]~output .bus_hold = "false";
defparam \sdram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \sdram_addr[4]~output (
	.i(\Sdram_Top_inst|sdram_addr[4]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[4]~output .bus_hold = "false";
defparam \sdram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \sdram_addr[5]~output (
	.i(\Sdram_Top_inst|sdram_addr[5]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[5]~output .bus_hold = "false";
defparam \sdram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \sdram_addr[6]~output (
	.i(\Sdram_Top_inst|sdram_addr[6]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[6]~output .bus_hold = "false";
defparam \sdram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \sdram_addr[7]~output (
	.i(\Sdram_Top_inst|sdram_addr[7]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[7]~output .bus_hold = "false";
defparam \sdram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \sdram_addr[8]~output (
	.i(\Sdram_Top_inst|sdram_addr[8]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[8]~output .bus_hold = "false";
defparam \sdram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \sdram_addr[9]~output (
	.i(\Sdram_Top_inst|sdram_addr[9]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[9]~output .bus_hold = "false";
defparam \sdram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \sdram_addr[10]~output (
	.i(\Sdram_Top_inst|sdram_addr[10]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[10]~output .bus_hold = "false";
defparam \sdram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \sdram_addr[11]~output (
	.i(\Sdram_Top_inst|sdram_addr[11]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_addr[11]~output .bus_hold = "false";
defparam \sdram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiv_io_obuf \sdram_dqm[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_dqm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[0]~output .bus_hold = "false";
defparam \sdram_dqm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \sdram_dqm[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sdram_dqm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[1]~output .bus_hold = "false";
defparam \sdram_dqm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout )))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  $ 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ) # (VCC))))) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout )))))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  $ (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N23
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT )

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q ) # ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFBAA;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q )) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 .lut_mask = 16'h3C30;
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0])) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & 
// (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & !\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 .lut_mask = 16'h0C3C;
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~7  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 
//  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~9  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~11  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~13  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N9
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~15  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~17  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~19  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us 
// [9])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 .lut_mask = 16'h4000;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~21  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~25  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout  = \Sdram_Top_inst|Sdram_Refresh_inst|Add0~25  $ (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~25 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & 
// !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] & 
// (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 .lut_mask = 16'h0FFF;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout  = \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37  $ (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13]),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 .lut_mask = 16'hF00F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 .lut_mask = 16'h0F00;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout  = (((!\Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ) # (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout )) # (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout )) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout )

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 .lut_mask = 16'h7FFF;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout  = \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] $ (((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & !\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 .lut_mask = 16'hF05A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] & 
// VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout  = (\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & !\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9 .lut_mask = 16'h00CC;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 .lut_mask = 16'h0003;
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  = ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout  & ((!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0])))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd 
// [5])

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 .lut_mask = 16'h7F55;
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 .lut_mask = 16'h5044;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N17
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N3
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us 
// [3])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout  & 
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ) # ((!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0 .lut_mask = 16'hFF44;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & 
// (\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & \Sdram_Top_inst|Sdram_Write_inst|row_addr [1]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal2~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal2~0 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~1 )) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~3  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~3 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 .lut_mask = 16'h7430;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Write_inst|Add3~3  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~3  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~5  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & !\Sdram_Top_inst|Sdram_Write_inst|Add3~3 ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~3 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~4 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~5 )) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~7  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~7 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Write_inst|Add3~7  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~7  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~9  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & !\Sdram_Top_inst|Sdram_Write_inst|Add3~7 ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~7 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~9 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 .lut_mask = 16'h7250;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout  & !\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 .lut_mask = 16'h0ACA;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 .lut_mask = 16'h50D8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal2~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal2~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] & (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & !\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal2~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal2~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] & (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & \Sdram_Top_inst|Sdram_Write_inst|Equal2~1_combout 
// )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal2~2 .lut_mask = 16'h1000;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always11~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always11~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr [1])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always11~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always11~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr [4])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~2 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always11~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always11~3_combout  = (\Sdram_Top_inst|Sdram_Write_inst|always11~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|always11~1_combout  & (\Sdram_Top_inst|Sdram_Write_inst|always11~2_combout  & 
// \Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|always11~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always11~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|always11~2_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~3 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Write_inst|always11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|always11~3_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q 
// )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|always11~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 .lut_mask = 16'hFF80;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_end (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ) # ((\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q  & (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state~0 .lut_mask = 16'hECCC;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector15~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector15~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ) # (\Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector15~0 .lut_mask = 16'hF0A0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector15~0_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625 .lut_mask = 16'hC808;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 (
	.clk(\clk~input_o ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_625~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q )

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 .lut_mask = 16'h5050;
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] $ (\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0])))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 .lut_mask = 16'h30C0;
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout  = ((!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & !\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1])) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 .lut_mask = 16'h0F3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneiv_clkctrl \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl .clock_type = "global clock";
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|always3~0 (
// Equation(s):
// \Sdram_Top_inst|always3~0_combout  = (\Sdram_Top_inst|pre_state.00010~q  & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )

	.dataa(\Sdram_Top_inst|pre_state.00010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|always3~0 .lut_mask = 16'hAA00;
defparam \Sdram_Top_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N1
dffeas \Sdram_Top_inst|ref_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|ref_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|ref_en .is_wysiwyg = "true";
defparam \Sdram_Top_inst|ref_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout  = (\Sdram_Top_inst|wr_en~q ) # ((\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q  & !\Sdram_Top_inst|Sdram_Write_inst|always11~3_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|wr_en~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|always11~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 .lut_mask = 16'hCCFC;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always1~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & \Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~1 .lut_mask = 16'h0500;
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[0]~8 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[0]~8_combout  = (\Uart_Byte_Rx_inst|bps_clk~q  & (\Uart_Byte_Rx_inst|bps_cnt [0] $ (VCC))) # (!\Uart_Byte_Rx_inst|bps_clk~q  & (\Uart_Byte_Rx_inst|bps_cnt [0] & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[0]~9  = CARRY((\Uart_Byte_Rx_inst|bps_clk~q  & \Uart_Byte_Rx_inst|bps_cnt [0]))

	.dataa(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[0]~8_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[0]~9 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[0]~8 .lut_mask = 16'h6688;
defparam \Uart_Byte_Rx_inst|bps_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[1]~10 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[1]~10_combout  = (\Uart_Byte_Rx_inst|bps_cnt [1] & (!\Uart_Byte_Rx_inst|bps_cnt[0]~9 )) # (!\Uart_Byte_Rx_inst|bps_cnt [1] & ((\Uart_Byte_Rx_inst|bps_cnt[0]~9 ) # (GND)))
// \Uart_Byte_Rx_inst|bps_cnt[1]~11  = CARRY((!\Uart_Byte_Rx_inst|bps_cnt[0]~9 ) # (!\Uart_Byte_Rx_inst|bps_cnt [1]))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[0]~9 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[1]~10_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[1]~11 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[1]~10 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|bps_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[2]~12 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[2]~12_combout  = (\Uart_Byte_Rx_inst|bps_cnt [2] & (\Uart_Byte_Rx_inst|bps_cnt[1]~11  $ (GND))) # (!\Uart_Byte_Rx_inst|bps_cnt [2] & (!\Uart_Byte_Rx_inst|bps_cnt[1]~11  & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[2]~13  = CARRY((\Uart_Byte_Rx_inst|bps_cnt [2] & !\Uart_Byte_Rx_inst|bps_cnt[1]~11 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[1]~11 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[2]~12_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[2]~13 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|bps_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \Uart_Byte_Rx_inst|bps_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[3]~14 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[3]~14_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & (!\Uart_Byte_Rx_inst|bps_cnt[2]~13 )) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & ((\Uart_Byte_Rx_inst|bps_cnt[2]~13 ) # (GND)))
// \Uart_Byte_Rx_inst|bps_cnt[3]~15  = CARRY((!\Uart_Byte_Rx_inst|bps_cnt[2]~13 ) # (!\Uart_Byte_Rx_inst|bps_cnt [3]))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[2]~13 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[3]~14_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[3]~15 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[3]~14 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|bps_cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \Uart_Byte_Rx_inst|bps_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][1]~20 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][1]~20_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [2] & !\Uart_Byte_Rx_inst|bps_cnt [3])

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1]~20 .lut_mask = 16'h0055;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|s0_rs232_rx~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|s0_rs232_rx~feeder_combout  = \rs232_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rs232_rx~input_o ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|s0_rs232_rx~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|s0_rs232_rx~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|s0_rs232_rx~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \Uart_Byte_Rx_inst|s0_rs232_rx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|s0_rs232_rx~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|s0_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|s0_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|s0_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \Uart_Byte_Rx_inst|s1_rs232_rx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|s0_rs232_rx~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|s1_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|s1_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector25~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector25~0_combout  = (!\Uart_Byte_Rx_inst|r_data_byte[7][1]~20_combout  & (\Uart_Byte_Rx_inst|START_BIT [1] $ (((\Uart_Byte_Rx_inst|START_BIT [0] & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][1]~20_combout ),
	.datac(\Uart_Byte_Rx_inst|START_BIT [1]),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector25~0 .lut_mask = 16'h1230;
defparam \Uart_Byte_Rx_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[4]~16 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[4]~16_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|bps_cnt[3]~15  $ (GND))) # (!\Uart_Byte_Rx_inst|bps_cnt [4] & (!\Uart_Byte_Rx_inst|bps_cnt[3]~15  & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[4]~17  = CARRY((\Uart_Byte_Rx_inst|bps_cnt [4] & !\Uart_Byte_Rx_inst|bps_cnt[3]~15 ))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[3]~15 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[4]~16_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[4]~17 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[4]~16 .lut_mask = 16'hA50A;
defparam \Uart_Byte_Rx_inst|bps_cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[5]~19 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[5]~19_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt[4]~17 )) # (!\Uart_Byte_Rx_inst|bps_cnt [5] & ((\Uart_Byte_Rx_inst|bps_cnt[4]~17 ) # (GND)))
// \Uart_Byte_Rx_inst|bps_cnt[5]~20  = CARRY((!\Uart_Byte_Rx_inst|bps_cnt[4]~17 ) # (!\Uart_Byte_Rx_inst|bps_cnt [5]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[4]~17 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[5]~19_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[5]~20 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[5]~19 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|bps_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N15
dffeas \Uart_Byte_Rx_inst|bps_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[6]~21 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[6]~21_combout  = (\Uart_Byte_Rx_inst|bps_cnt [6] & (\Uart_Byte_Rx_inst|bps_cnt[5]~20  $ (GND))) # (!\Uart_Byte_Rx_inst|bps_cnt [6] & (!\Uart_Byte_Rx_inst|bps_cnt[5]~20  & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[6]~22  = CARRY((\Uart_Byte_Rx_inst|bps_cnt [6] & !\Uart_Byte_Rx_inst|bps_cnt[5]~20 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[5]~20 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[6]~21_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[6]~22 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[6]~21 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|bps_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \Uart_Byte_Rx_inst|bps_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[7]~23 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[7]~23_combout  = \Uart_Byte_Rx_inst|bps_cnt[6]~22  $ (\Uart_Byte_Rx_inst|bps_cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[6]~22 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[7]~23 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|bps_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \Uart_Byte_Rx_inst|bps_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \Uart_Byte_Rx_inst|bps_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|START_BIT[2]~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|START_BIT[2]~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & (!\Uart_Byte_Rx_inst|bps_cnt [2] & ((!\Uart_Byte_Rx_inst|bps_cnt [1]) # (!\Uart_Byte_Rx_inst|bps_cnt [0])))) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & (\Uart_Byte_Rx_inst|bps_cnt 
// [2] $ (((!\Uart_Byte_Rx_inst|bps_cnt [0] & !\Uart_Byte_Rx_inst|bps_cnt [1])))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|START_BIT[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[2]~0 .lut_mask = 16'h542B;
defparam \Uart_Byte_Rx_inst|START_BIT[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \Uart_Byte_Rx_inst|bps_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|always2~3 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~3_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt [6] & !\Uart_Byte_Rx_inst|bps_cnt [4]))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~3 .lut_mask = 16'h0005;
defparam \Uart_Byte_Rx_inst|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|START_BIT[2]~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|START_BIT[2]~1_combout  = (\Uart_Byte_Rx_inst|bps_clk~q  & (!\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|START_BIT[2]~0_combout  & \Uart_Byte_Rx_inst|always2~3_combout )))

	.dataa(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|START_BIT[2]~0_combout ),
	.datad(\Uart_Byte_Rx_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[2]~1 .lut_mask = 16'h2000;
defparam \Uart_Byte_Rx_inst|START_BIT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N9
dffeas \Uart_Byte_Rx_inst|START_BIT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|START_BIT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|START_BIT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add2~0_combout  = \Uart_Byte_Rx_inst|START_BIT [2] $ (((\Uart_Byte_Rx_inst|START_BIT [0] & (\Uart_Byte_Rx_inst|START_BIT [1] & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datab(\Uart_Byte_Rx_inst|START_BIT [1]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [2]),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add2~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector24~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector24~2_combout  = (\Uart_Byte_Rx_inst|Add2~0_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [2]) # (\Uart_Byte_Rx_inst|bps_cnt [3])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|Add2~0_combout ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector24~2 .lut_mask = 16'hF0A0;
defparam \Uart_Byte_Rx_inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N27
dffeas \Uart_Byte_Rx_inst|START_BIT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|START_BIT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|START_BIT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|always2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [2] & ((\Uart_Byte_Rx_inst|START_BIT [2]) # ((\Uart_Byte_Rx_inst|START_BIT [0] & \Uart_Byte_Rx_inst|START_BIT [1]))))

	.dataa(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datab(\Uart_Byte_Rx_inst|START_BIT [1]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [2]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~0 .lut_mask = 16'hF800;
defparam \Uart_Byte_Rx_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|always2~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~1_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt [4] & (!\Uart_Byte_Rx_inst|bps_cnt [6] & \Uart_Byte_Rx_inst|bps_cnt [3])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~1 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|always2~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~2_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [0] & (!\Uart_Byte_Rx_inst|bps_cnt [7] & (!\Uart_Byte_Rx_inst|bps_cnt [1] & \Uart_Byte_Rx_inst|always2~1_combout )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|always2~1_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~2 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[4]~18 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[4]~18_combout  = (\Uart_Byte_Rx_inst|rx_done~q ) # ((\Uart_Byte_Rx_inst|Equal2~2_combout ) # ((\Uart_Byte_Rx_inst|always2~0_combout  & \Uart_Byte_Rx_inst|always2~2_combout )))

	.dataa(\Uart_Byte_Rx_inst|rx_done~q ),
	.datab(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.datac(\Uart_Byte_Rx_inst|always2~0_combout ),
	.datad(\Uart_Byte_Rx_inst|always2~2_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[4]~18 .lut_mask = 16'hFEEE;
defparam \Uart_Byte_Rx_inst|bps_cnt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \Uart_Byte_Rx_inst|bps_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal2~0_combout  = (((!\Uart_Byte_Rx_inst|bps_cnt [3]) # (!\Uart_Byte_Rx_inst|bps_cnt [1])) # (!\Uart_Byte_Rx_inst|bps_cnt [0])) # (!\Uart_Byte_Rx_inst|bps_cnt [4])

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal2~0 .lut_mask = 16'h7FFF;
defparam \Uart_Byte_Rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal2~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal2~1_combout  = (\Uart_Byte_Rx_inst|bps_cnt [6]) # ((\Uart_Byte_Rx_inst|bps_cnt [5]) # ((!\Uart_Byte_Rx_inst|bps_cnt [7]) # (!\Uart_Byte_Rx_inst|bps_cnt [2])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal2~1 .lut_mask = 16'hEFFF;
defparam \Uart_Byte_Rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal2~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal2~2_combout  = (!\Uart_Byte_Rx_inst|Equal2~0_combout  & !\Uart_Byte_Rx_inst|Equal2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|Equal2~0_combout ),
	.datad(\Uart_Byte_Rx_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal2~2 .lut_mask = 16'h000F;
defparam \Uart_Byte_Rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \Uart_Byte_Rx_inst|rx_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|rx_done .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneiv_lcell_comb \Cmd_Decode_inst|rec_num[0]~4 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[0]~4_combout  = (\Uart_Byte_Rx_inst|rx_done~q  & (\Cmd_Decode_inst|rec_num [0] $ (VCC))) # (!\Uart_Byte_Rx_inst|rx_done~q  & (\Cmd_Decode_inst|rec_num [0] & VCC))
// \Cmd_Decode_inst|rec_num[0]~5  = CARRY((\Uart_Byte_Rx_inst|rx_done~q  & \Cmd_Decode_inst|rec_num [0]))

	.dataa(\Uart_Byte_Rx_inst|rx_done~q ),
	.datab(\Cmd_Decode_inst|rec_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|rec_num[0]~4_combout ),
	.cout(\Cmd_Decode_inst|rec_num[0]~5 ));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[0]~4 .lut_mask = 16'h6688;
defparam \Cmd_Decode_inst|rec_num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneiv_lcell_comb \Cmd_Decode_inst|rec_num[2]~8 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[2]~8_combout  = (\Cmd_Decode_inst|rec_num [2] & (\Cmd_Decode_inst|rec_num[1]~7  $ (GND))) # (!\Cmd_Decode_inst|rec_num [2] & (!\Cmd_Decode_inst|rec_num[1]~7  & VCC))
// \Cmd_Decode_inst|rec_num[2]~9  = CARRY((\Cmd_Decode_inst|rec_num [2] & !\Cmd_Decode_inst|rec_num[1]~7 ))

	.dataa(gnd),
	.datab(\Cmd_Decode_inst|rec_num [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cmd_Decode_inst|rec_num[1]~7 ),
	.combout(\Cmd_Decode_inst|rec_num[2]~8_combout ),
	.cout(\Cmd_Decode_inst|rec_num[2]~9 ));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[2]~8 .lut_mask = 16'hC30C;
defparam \Cmd_Decode_inst|rec_num[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneiv_lcell_comb \Cmd_Decode_inst|rec_num[3]~11 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[3]~11_combout  = \Cmd_Decode_inst|rec_num [3] $ (\Cmd_Decode_inst|rec_num[2]~9 )

	.dataa(\Cmd_Decode_inst|rec_num [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Cmd_Decode_inst|rec_num[2]~9 ),
	.combout(\Cmd_Decode_inst|rec_num[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[3]~11 .lut_mask = 16'h5A5A;
defparam \Cmd_Decode_inst|rec_num[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \Cmd_Decode_inst|rec_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[2]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[3] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneiv_lcell_comb \Cmd_Decode_inst|LessThan0~0 (
// Equation(s):
// \Cmd_Decode_inst|LessThan0~0_combout  = (!\Cmd_Decode_inst|rec_num [1] & (!\Cmd_Decode_inst|rec_num [3] & !\Cmd_Decode_inst|rec_num [0]))

	.dataa(\Cmd_Decode_inst|rec_num [1]),
	.datab(gnd),
	.datac(\Cmd_Decode_inst|rec_num [3]),
	.datad(\Cmd_Decode_inst|rec_num [0]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|LessThan0~0 .lut_mask = 16'h0005;
defparam \Cmd_Decode_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector16~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector16~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|r_data_byte[2][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[2][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.datab(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][1]~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector16~0 .lut_mask = 16'h7800;
defparam \Uart_Byte_Rx_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][1]~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout  = (\Uart_Byte_Rx_inst|bps_cnt [2] & ((\Uart_Byte_Rx_inst|bps_cnt [3]) # ((!\Uart_Byte_Rx_inst|bps_cnt [1] & !\Uart_Byte_Rx_inst|bps_cnt [0])))) # (!\Uart_Byte_Rx_inst|bps_cnt [2] & 
// (((\Uart_Byte_Rx_inst|bps_cnt [1] & \Uart_Byte_Rx_inst|bps_cnt [0])) # (!\Uart_Byte_Rx_inst|bps_cnt [3])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1]~2 .lut_mask = 16'hF81F;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][1]~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout  = (\Uart_Byte_Rx_inst|bps_cnt [1]) # ((\Uart_Byte_Rx_inst|bps_cnt [0]) # ((\Uart_Byte_Rx_inst|bps_cnt [2]) # (\Uart_Byte_Rx_inst|bps_cnt [3])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1]~1 .lut_mask = 16'hFFFE;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout  = (\Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout )) # (!\Uart_Byte_Rx_inst|bps_cnt [5] & 
// ((!\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout )))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 .lut_mask = 16'h082A;
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout  = (\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout  & (\Uart_Byte_Rx_inst|bps_cnt [5] $ (!\Uart_Byte_Rx_inst|bps_cnt [4])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 .lut_mask = 16'hA500;
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \Uart_Byte_Rx_inst|r_data_byte[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add5~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add5~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[2][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[2][0]~q  & (\Uart_Byte_Rx_inst|r_data_byte[2][1]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[2][1]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][2]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add5~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector15~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector15~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & \Uart_Byte_Rx_inst|Add5~0_combout )

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|Add5~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector15~0 .lut_mask = 16'hAA00;
defparam \Uart_Byte_Rx_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \Uart_Byte_Rx_inst|r_data_byte[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[2]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[2]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[2][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[2]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \Uart_Byte_Rx_inst|data_byte[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneiv_lcell_comb \Cmd_Decode_inst|always1~0 (
// Equation(s):
// \Cmd_Decode_inst|always1~0_combout  = (!\Cmd_Decode_inst|rec_num [2] & (\Uart_Byte_Rx_inst|rx_done~q  & \Cmd_Decode_inst|LessThan0~0_combout ))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(\Uart_Byte_Rx_inst|rx_done~q ),
	.datac(gnd),
	.datad(\Cmd_Decode_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always1~0 .lut_mask = 16'h4400;
defparam \Cmd_Decode_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \Cmd_Decode_inst|wr_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[2] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector20~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector20~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|r_data_byte[1][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector20~0 .lut_mask = 16'h0CC0;
defparam \Uart_Byte_Rx_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout  = (\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout  & !\Uart_Byte_Rx_inst|bps_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 .lut_mask = 16'h00F0;
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N27
dffeas \Uart_Byte_Rx_inst|r_data_byte[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add4~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add4~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[1][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[1][1]~q  & (\Uart_Byte_Rx_inst|r_data_byte[1][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[1][1]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[1][2]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add4~0 .lut_mask = 16'h6CCC;
defparam \Uart_Byte_Rx_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector18~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector18~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & \Uart_Byte_Rx_inst|Add4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector18~0 .lut_mask = 16'hF000;
defparam \Uart_Byte_Rx_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \Uart_Byte_Rx_inst|r_data_byte[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[1]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[1]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[1][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[1]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \Uart_Byte_Rx_inst|data_byte[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \Cmd_Decode_inst|wr_cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[1] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector22~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector22~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|r_data_byte[0][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[0][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[0][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector22~0 .lut_mask = 16'h48C0;
defparam \Uart_Byte_Rx_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[0]~16 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[0]~16_combout  = \Uart_Byte_Rx_inst|div_cnt [0] $ (VCC)
// \Uart_Byte_Rx_inst|div_cnt[0]~17  = CARRY(\Uart_Byte_Rx_inst|div_cnt [0])

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|div_cnt[0]~16_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[0]~17 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \Uart_Byte_Rx_inst|div_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \Uart_Byte_Rx_inst|tmp0_rs232_rx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|tmp0_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|tmp0_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|tmp0_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \Uart_Byte_Rx_inst|tmp1_rs232_rx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|tmp0_rs232_rx~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|tmp1_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|tmp1_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|tmp1_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|uart_state~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|uart_state~0_combout  = (!\Uart_Byte_Rx_inst|rx_done~q  & ((\Uart_Byte_Rx_inst|uart_state~q ) # ((!\Uart_Byte_Rx_inst|tmp0_rs232_rx~q  & \Uart_Byte_Rx_inst|tmp1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|tmp0_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|rx_done~q ),
	.datac(\Uart_Byte_Rx_inst|uart_state~q ),
	.datad(\Uart_Byte_Rx_inst|tmp1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|uart_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|uart_state~0 .lut_mask = 16'h3130;
defparam \Uart_Byte_Rx_inst|uart_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \Uart_Byte_Rx_inst|uart_state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|uart_state~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|uart_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|uart_state .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|uart_state .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \Uart_Byte_Rx_inst|div_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[1]~18 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[1]~18_combout  = (\Uart_Byte_Rx_inst|div_cnt [1] & (!\Uart_Byte_Rx_inst|div_cnt[0]~17 )) # (!\Uart_Byte_Rx_inst|div_cnt [1] & ((\Uart_Byte_Rx_inst|div_cnt[0]~17 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[1]~19  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[0]~17 ) # (!\Uart_Byte_Rx_inst|div_cnt [1]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[0]~17 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[1]~18_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[1]~19 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|div_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N3
dffeas \Uart_Byte_Rx_inst|div_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[2]~20 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[2]~20_combout  = (\Uart_Byte_Rx_inst|div_cnt [2] & (\Uart_Byte_Rx_inst|div_cnt[1]~19  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [2] & (!\Uart_Byte_Rx_inst|div_cnt[1]~19  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[2]~21  = CARRY((\Uart_Byte_Rx_inst|div_cnt [2] & !\Uart_Byte_Rx_inst|div_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[1]~19 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[2]~20_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[2]~21 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \Uart_Byte_Rx_inst|div_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[4]~24 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[4]~24_combout  = (\Uart_Byte_Rx_inst|div_cnt [4] & (\Uart_Byte_Rx_inst|div_cnt[3]~23  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [4] & (!\Uart_Byte_Rx_inst|div_cnt[3]~23  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[4]~25  = CARRY((\Uart_Byte_Rx_inst|div_cnt [4] & !\Uart_Byte_Rx_inst|div_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[3]~23 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[4]~24_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[4]~25 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \Uart_Byte_Rx_inst|div_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[5]~26 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[5]~26_combout  = (\Uart_Byte_Rx_inst|div_cnt [5] & (!\Uart_Byte_Rx_inst|div_cnt[4]~25 )) # (!\Uart_Byte_Rx_inst|div_cnt [5] & ((\Uart_Byte_Rx_inst|div_cnt[4]~25 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[5]~27  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[4]~25 ) # (!\Uart_Byte_Rx_inst|div_cnt [5]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[4]~25 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[5]~26_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[5]~27 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[6]~28 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[6]~28_combout  = (\Uart_Byte_Rx_inst|div_cnt [6] & (\Uart_Byte_Rx_inst|div_cnt[5]~27  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [6] & (!\Uart_Byte_Rx_inst|div_cnt[5]~27  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[6]~29  = CARRY((\Uart_Byte_Rx_inst|div_cnt [6] & !\Uart_Byte_Rx_inst|div_cnt[5]~27 ))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[5]~27 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[6]~28_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[6]~29 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \Uart_Byte_Rx_inst|div_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[7]~30 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[7]~30_combout  = (\Uart_Byte_Rx_inst|div_cnt [7] & (!\Uart_Byte_Rx_inst|div_cnt[6]~29 )) # (!\Uart_Byte_Rx_inst|div_cnt [7] & ((\Uart_Byte_Rx_inst|div_cnt[6]~29 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[7]~31  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[6]~29 ) # (!\Uart_Byte_Rx_inst|div_cnt [7]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[6]~29 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[7]~30_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[7]~31 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|div_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \Uart_Byte_Rx_inst|div_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[8]~32 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[8]~32_combout  = (\Uart_Byte_Rx_inst|div_cnt [8] & (\Uart_Byte_Rx_inst|div_cnt[7]~31  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [8] & (!\Uart_Byte_Rx_inst|div_cnt[7]~31  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[8]~33  = CARRY((\Uart_Byte_Rx_inst|div_cnt [8] & !\Uart_Byte_Rx_inst|div_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[7]~31 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[8]~32_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[8]~33 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \Uart_Byte_Rx_inst|div_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[8] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[9]~34 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[9]~34_combout  = (\Uart_Byte_Rx_inst|div_cnt [9] & (!\Uart_Byte_Rx_inst|div_cnt[8]~33 )) # (!\Uart_Byte_Rx_inst|div_cnt [9] & ((\Uart_Byte_Rx_inst|div_cnt[8]~33 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[9]~35  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[8]~33 ) # (!\Uart_Byte_Rx_inst|div_cnt [9]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[8]~33 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[9]~34_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[9]~35 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|div_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \Uart_Byte_Rx_inst|div_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[9] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[10]~36 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[10]~36_combout  = (\Uart_Byte_Rx_inst|div_cnt [10] & (\Uart_Byte_Rx_inst|div_cnt[9]~35  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [10] & (!\Uart_Byte_Rx_inst|div_cnt[9]~35  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[10]~37  = CARRY((\Uart_Byte_Rx_inst|div_cnt [10] & !\Uart_Byte_Rx_inst|div_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[9]~35 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[10]~36_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[10]~37 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \Uart_Byte_Rx_inst|div_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[10] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[11]~38 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[11]~38_combout  = (\Uart_Byte_Rx_inst|div_cnt [11] & (!\Uart_Byte_Rx_inst|div_cnt[10]~37 )) # (!\Uart_Byte_Rx_inst|div_cnt [11] & ((\Uart_Byte_Rx_inst|div_cnt[10]~37 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[11]~39  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[10]~37 ) # (!\Uart_Byte_Rx_inst|div_cnt [11]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[10]~37 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[11]~38_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[11]~39 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[12]~40 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[12]~40_combout  = (\Uart_Byte_Rx_inst|div_cnt [12] & (\Uart_Byte_Rx_inst|div_cnt[11]~39  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [12] & (!\Uart_Byte_Rx_inst|div_cnt[11]~39  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[12]~41  = CARRY((\Uart_Byte_Rx_inst|div_cnt [12] & !\Uart_Byte_Rx_inst|div_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[11]~39 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[12]~40_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[12]~41 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \Uart_Byte_Rx_inst|div_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[12] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[13]~42 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[13]~42_combout  = (\Uart_Byte_Rx_inst|div_cnt [13] & (!\Uart_Byte_Rx_inst|div_cnt[12]~41 )) # (!\Uart_Byte_Rx_inst|div_cnt [13] & ((\Uart_Byte_Rx_inst|div_cnt[12]~41 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[13]~43  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[12]~41 ) # (!\Uart_Byte_Rx_inst|div_cnt [13]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[12]~41 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[13]~42_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[13]~43 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[14]~44 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[14]~44_combout  = (\Uart_Byte_Rx_inst|div_cnt [14] & (\Uart_Byte_Rx_inst|div_cnt[13]~43  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [14] & (!\Uart_Byte_Rx_inst|div_cnt[13]~43  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[14]~45  = CARRY((\Uart_Byte_Rx_inst|div_cnt [14] & !\Uart_Byte_Rx_inst|div_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[13]~43 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[14]~44_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[14]~45 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \Uart_Byte_Rx_inst|div_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[14] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N11
dffeas \Uart_Byte_Rx_inst|div_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \Uart_Byte_Rx_inst|div_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[11] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal0~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~2_combout  = (!\Uart_Byte_Rx_inst|div_cnt [12] & (!\Uart_Byte_Rx_inst|div_cnt [14] & (!\Uart_Byte_Rx_inst|div_cnt [5] & !\Uart_Byte_Rx_inst|div_cnt [11])))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [12]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [14]),
	.datac(\Uart_Byte_Rx_inst|div_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [11]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \Uart_Byte_Rx_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \Uart_Byte_Rx_inst|div_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[13] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_DR[1]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_DR[1]~feeder .lut_mask = 16'hFFFF;
defparam \Uart_Byte_Rx_inst|bps_DR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \Uart_Byte_Rx_inst|bps_DR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_DR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_DR[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_DR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|div_cnt[15]~46 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[15]~46_combout  = \Uart_Byte_Rx_inst|div_cnt [15] $ (\Uart_Byte_Rx_inst|div_cnt[14]~45 )

	.dataa(\Uart_Byte_Rx_inst|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uart_Byte_Rx_inst|div_cnt[14]~45 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \Uart_Byte_Rx_inst|div_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \Uart_Byte_Rx_inst|div_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[15] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal0~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~1_combout  = (!\Uart_Byte_Rx_inst|div_cnt [13] & (!\Uart_Byte_Rx_inst|div_cnt [15] & (\Uart_Byte_Rx_inst|div_cnt [1] $ (!\Uart_Byte_Rx_inst|bps_DR [1]))))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [1]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [13]),
	.datac(\Uart_Byte_Rx_inst|bps_DR [1]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [15]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~1 .lut_mask = 16'h0021;
defparam \Uart_Byte_Rx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \Uart_Byte_Rx_inst|div_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal0~3 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~3_combout  = (\Uart_Byte_Rx_inst|div_cnt [3] & (\Uart_Byte_Rx_inst|div_cnt [4] & \Uart_Byte_Rx_inst|bps_DR [1])) # (!\Uart_Byte_Rx_inst|div_cnt [3] & (!\Uart_Byte_Rx_inst|div_cnt [4] & !\Uart_Byte_Rx_inst|bps_DR [1]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [3]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [4]),
	.datac(\Uart_Byte_Rx_inst|bps_DR [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~3 .lut_mask = 16'h8181;
defparam \Uart_Byte_Rx_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal0~4 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~4_combout  = (!\Uart_Byte_Rx_inst|div_cnt [2] & (!\Uart_Byte_Rx_inst|div_cnt [6] & (!\Uart_Byte_Rx_inst|div_cnt [0] & \Uart_Byte_Rx_inst|Equal0~3_combout )))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [2]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|div_cnt [0]),
	.datad(\Uart_Byte_Rx_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~4 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Equal0~5 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~5_combout  = (\Uart_Byte_Rx_inst|Equal0~0_combout  & (\Uart_Byte_Rx_inst|Equal0~2_combout  & (\Uart_Byte_Rx_inst|Equal0~1_combout  & \Uart_Byte_Rx_inst|Equal0~4_combout )))

	.dataa(\Uart_Byte_Rx_inst|Equal0~0_combout ),
	.datab(\Uart_Byte_Rx_inst|Equal0~2_combout ),
	.datac(\Uart_Byte_Rx_inst|Equal0~1_combout ),
	.datad(\Uart_Byte_Rx_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~5 .lut_mask = 16'h8000;
defparam \Uart_Byte_Rx_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|bps_clk~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_clk~feeder_combout  = \Uart_Byte_Rx_inst|Equal0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_clk~feeder .lut_mask = 16'hF0F0;
defparam \Uart_Byte_Rx_inst|bps_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \Uart_Byte_Rx_inst|bps_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_clk .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|bps_clk~q  & !\Uart_Byte_Rx_inst|bps_cnt [6])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 .lut_mask = 16'h0010;
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout  = (\Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [4] & (!\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout )) # (!\Uart_Byte_Rx_inst|bps_cnt [4] & 
// ((!\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout )))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 .lut_mask = 16'h2700;
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \Uart_Byte_Rx_inst|r_data_byte[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add3~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add3~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[0][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[0][0]~q  & (\Uart_Byte_Rx_inst|r_data_byte[0][1]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[0][1]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[0][2]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add3~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector21~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector21~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|Add3~0_combout )

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector21~0 .lut_mask = 16'hAA00;
defparam \Uart_Byte_Rx_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N9
dffeas \Uart_Byte_Rx_inst|r_data_byte[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[0]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[0]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[0]~feeder .lut_mask = 16'hF0F0;
defparam \Uart_Byte_Rx_inst|data_byte[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \Uart_Byte_Rx_inst|data_byte[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneiv_lcell_comb \Cmd_Decode_inst|wr_cmd[0]~feeder (
// Equation(s):
// \Cmd_Decode_inst|wr_cmd[0]~feeder_combout  = \Uart_Byte_Rx_inst|data_byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [0]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wr_cmd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[0]~feeder .lut_mask = 16'hFF00;
defparam \Cmd_Decode_inst|wr_cmd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \Cmd_Decode_inst|wr_cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|wr_cmd[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[0] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneiv_lcell_comb \Cmd_Decode_inst|Equal1~1 (
// Equation(s):
// \Cmd_Decode_inst|Equal1~1_combout  = (!\Cmd_Decode_inst|wr_cmd [3] & (\Cmd_Decode_inst|wr_cmd [2] & (!\Cmd_Decode_inst|wr_cmd [1] & \Cmd_Decode_inst|wr_cmd [0])))

	.dataa(\Cmd_Decode_inst|wr_cmd [3]),
	.datab(\Cmd_Decode_inst|wr_cmd [2]),
	.datac(\Cmd_Decode_inst|wr_cmd [1]),
	.datad(\Cmd_Decode_inst|wr_cmd [0]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|Equal1~1 .lut_mask = 16'h0400;
defparam \Cmd_Decode_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add7~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add7~1_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add7~1 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[4][2]~8 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[4][2]~8_combout  = (\Uart_Byte_Rx_inst|bps_clk~q  & (!\Uart_Byte_Rx_inst|bps_cnt [7] & !\Uart_Byte_Rx_inst|bps_cnt [5]))

	.dataa(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[4][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~8 .lut_mask = 16'h000A;
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[4][2]~9 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout  = (\Uart_Byte_Rx_inst|r_data_byte[4][2]~8_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [6] & ((!\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ))) # (!\Uart_Byte_Rx_inst|bps_cnt [6] & 
// (!\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[4][2]~8_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~9 .lut_mask = 16'h1D00;
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N14
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout  = (\Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout  & (\Uart_Byte_Rx_inst|bps_cnt [6] $ (!\Uart_Byte_Rx_inst|bps_cnt [4])))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 .lut_mask = 16'hC300;
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N3
dffeas \Uart_Byte_Rx_inst|r_data_byte[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add7~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add7~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[4][1]~q  & (\Uart_Byte_Rx_inst|r_data_byte[4][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[4][1]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[4][2]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add7~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N29
dffeas \Uart_Byte_Rx_inst|r_data_byte[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[4]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[4]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[4][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[4]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \Uart_Byte_Rx_inst|data_byte[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \Cmd_Decode_inst|wr_cmd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[4] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add8~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add8~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[5][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[5][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[5][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add8~2 .lut_mask = 16'h5AF0;
defparam \Uart_Byte_Rx_inst|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~12 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout  = (\Uart_Byte_Rx_inst|bps_clk~q  & (!\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|bps_cnt [5] $ (!\Uart_Byte_Rx_inst|bps_cnt [6]))))

	.dataa(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~12 .lut_mask = 16'h2002;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[3][1]~13 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[3][1]~13_combout  = (\Uart_Byte_Rx_inst|bps_cnt [6] & (\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout )) # (!\Uart_Byte_Rx_inst|bps_cnt [6] & ((\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[3][1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][1]~13 .lut_mask = 16'hF5A0;
defparam \Uart_Byte_Rx_inst|r_data_byte[3][1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout  & !\Uart_Byte_Rx_inst|r_data_byte[3][1]~13_combout ))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[3][1]~13_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 .lut_mask = 16'h0050;
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N17
dffeas \Uart_Byte_Rx_inst|r_data_byte[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add8~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add8~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add8~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[5][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[5][0]~q  & (\Uart_Byte_Rx_inst|r_data_byte[5][1]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[5][1]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[5][2]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add8~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N29
dffeas \Uart_Byte_Rx_inst|r_data_byte[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[5]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[5]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[5]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \Uart_Byte_Rx_inst|data_byte[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \Cmd_Decode_inst|wr_cmd[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[5] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add9~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add9~1_combout  = \Uart_Byte_Rx_inst|s1_rs232_rx~q  $ (\Uart_Byte_Rx_inst|r_data_byte[6][0]~q )

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add9~1 .lut_mask = 16'h5A5A;
defparam \Uart_Byte_Rx_inst|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout  = (\Uart_Byte_Rx_inst|bps_cnt [6] & (((\Uart_Byte_Rx_inst|bps_cnt [4])))) # (!\Uart_Byte_Rx_inst|bps_cnt [6] & (!\Uart_Byte_Rx_inst|bps_cnt [1] & (!\Uart_Byte_Rx_inst|bps_cnt [0] & 
// !\Uart_Byte_Rx_inst|bps_cnt [4])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 .lut_mask = 16'hCC01;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout  = (\Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [6]) # ((!\Uart_Byte_Rx_inst|bps_cnt [3] & !\Uart_Byte_Rx_inst|bps_cnt [2]))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 .lut_mask = 16'hCD00;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~17 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~17_combout  = (\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout  & (\Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout  & ((!\Uart_Byte_Rx_inst|bps_cnt [6]) # (!\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[6][2]~12_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~17 .lut_mask = 16'h7000;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \Uart_Byte_Rx_inst|r_data_byte[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add9~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[6][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add9~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add9~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[6][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[6][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add9~2 .lut_mask = 16'h7878;
defparam \Uart_Byte_Rx_inst|Add9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \Uart_Byte_Rx_inst|r_data_byte[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add9~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[6][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add9~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add9~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[6][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[6][0]~q  & \Uart_Byte_Rx_inst|r_data_byte[6][1]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[6][1]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add9~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \Uart_Byte_Rx_inst|r_data_byte[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[6][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[6]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[6]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[6][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[6]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \Uart_Byte_Rx_inst|data_byte[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneiv_lcell_comb \Cmd_Decode_inst|wr_cmd[6]~feeder (
// Equation(s):
// \Cmd_Decode_inst|wr_cmd[6]~feeder_combout  = \Uart_Byte_Rx_inst|data_byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [6]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wr_cmd[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[6]~feeder .lut_mask = 16'hFF00;
defparam \Cmd_Decode_inst|wr_cmd[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \Cmd_Decode_inst|wr_cmd[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|wr_cmd[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[6] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneiv_lcell_comb \Cmd_Decode_inst|Equal1~0 (
// Equation(s):
// \Cmd_Decode_inst|Equal1~0_combout  = (!\Cmd_Decode_inst|wr_cmd [7] & (\Cmd_Decode_inst|wr_cmd [4] & (!\Cmd_Decode_inst|wr_cmd [5] & \Cmd_Decode_inst|wr_cmd [6])))

	.dataa(\Cmd_Decode_inst|wr_cmd [7]),
	.datab(\Cmd_Decode_inst|wr_cmd [4]),
	.datac(\Cmd_Decode_inst|wr_cmd [5]),
	.datad(\Cmd_Decode_inst|wr_cmd [6]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|Equal1~0 .lut_mask = 16'h0400;
defparam \Cmd_Decode_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneiv_lcell_comb \Cmd_Decode_inst|Equal1~2 (
// Equation(s):
// \Cmd_Decode_inst|Equal1~2_combout  = (\Cmd_Decode_inst|Equal1~1_combout  & \Cmd_Decode_inst|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cmd_Decode_inst|Equal1~1_combout ),
	.datad(\Cmd_Decode_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|Equal1~2 .lut_mask = 16'hF000;
defparam \Cmd_Decode_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneiv_lcell_comb \Cmd_Decode_inst|rec_num[2]~10 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[2]~10_combout  = (\Uart_Byte_Rx_inst|rx_done~q  & (\Cmd_Decode_inst|LessThan0~0_combout  & ((\Cmd_Decode_inst|rec_num [2]) # (\Cmd_Decode_inst|Equal1~2_combout ))))

	.dataa(\Uart_Byte_Rx_inst|rx_done~q ),
	.datab(\Cmd_Decode_inst|rec_num [2]),
	.datac(\Cmd_Decode_inst|LessThan0~0_combout ),
	.datad(\Cmd_Decode_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|rec_num[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[2]~10 .lut_mask = 16'hA080;
defparam \Cmd_Decode_inst|rec_num[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N21
dffeas \Cmd_Decode_inst|rec_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[2]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[0] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \Cmd_Decode_inst|rec_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[2]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[2] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiv_lcell_comb \Cmd_Decode_inst|always3~0 (
// Equation(s):
// \Cmd_Decode_inst|always3~0_combout  = (\Cmd_Decode_inst|Equal1~2_combout  & (\Uart_Byte_Rx_inst|rx_done~q  & (\Cmd_Decode_inst|rec_num [2] & \Cmd_Decode_inst|LessThan0~0_combout )))

	.dataa(\Cmd_Decode_inst|Equal1~2_combout ),
	.datab(\Uart_Byte_Rx_inst|rx_done~q ),
	.datac(\Cmd_Decode_inst|rec_num [2]),
	.datad(\Cmd_Decode_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always3~0 .lut_mask = 16'h8000;
defparam \Cmd_Decode_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \Cmd_Decode_inst|wr_trig (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_trig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_trig .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_trig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|always1~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ) # (!\Sdram_Top_inst|Sdram_Write_inst|wr_end~q )))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 .lut_mask = 16'hCC0C;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q  & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & ((!\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q  & (((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & !\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout )) # (!\Cmd_Decode_inst|wr_trig~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datac(\Cmd_Decode_inst|wr_trig~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 .lut_mask = 16'h05CD;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout  = ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout ))) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669 .lut_mask = 16'hFD5D;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout  = !\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_669~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 .lut_mask = 16'h00FF;
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout  = (\Cmd_Decode_inst|wr_trig~q  & (((!\Sdram_Top_inst|wr_en~q  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q )) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ))) # 
// (!\Cmd_Decode_inst|wr_trig~q  & (!\Sdram_Top_inst|wr_en~q  & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q )))

	.dataa(\Cmd_Decode_inst|wr_trig~q ),
	.datab(\Sdram_Top_inst|wr_en~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 .lut_mask = 16'h30BA;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & 
// \Sdram_Top_inst|Sdram_Write_inst|always1~1_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 .lut_mask = 16'hFF80;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658 .lut_mask = 16'hC808;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_658~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|always5~0 (
// Equation(s):
// \Sdram_Top_inst|always5~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q  & (!\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & (\Sdram_Top_inst|pre_state.00010~q  & !\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|pre_state.00010~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|always5~0 .lut_mask = 16'h0020;
defparam \Sdram_Top_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \Sdram_Top_inst|rd_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|always5~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|rd_en .is_wysiwyg = "true";
defparam \Sdram_Top_inst|rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Selector0~0 (
// Equation(s):
// \Sdram_Top_inst|Selector0~0_combout  = (\Sdram_Top_inst|pre_state.00010~q  & (!\Sdram_Top_inst|ref_en~q  & (!\Sdram_Top_inst|rd_en~q  & !\Sdram_Top_inst|wr_en~q )))

	.dataa(\Sdram_Top_inst|pre_state.00010~q ),
	.datab(\Sdram_Top_inst|ref_en~q ),
	.datac(\Sdram_Top_inst|rd_en~q ),
	.datad(\Sdram_Top_inst|wr_en~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector0~0 .lut_mask = 16'h0002;
defparam \Sdram_Top_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  $ (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 .lut_mask = 16'h005A;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1] $ (((\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd 
// [0])))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 .lut_mask = 16'h0078;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd 
// [1])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 .lut_mask = 16'h0800;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Selector1~0 (
// Equation(s):
// \Sdram_Top_inst|Selector1~0_combout  = (\Sdram_Top_inst|pre_state.00010~q  & ((\Sdram_Top_inst|ref_en~q ) # ((\Sdram_Top_inst|pre_state.00100~q  & !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2])))) # (!\Sdram_Top_inst|pre_state.00010~q  & 
// (((\Sdram_Top_inst|pre_state.00100~q  & !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]))))

	.dataa(\Sdram_Top_inst|pre_state.00010~q ),
	.datab(\Sdram_Top_inst|ref_en~q ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector1~0 .lut_mask = 16'h88F8;
defparam \Sdram_Top_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \Sdram_Top_inst|pre_state.00100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.00100 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.00100 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Selector3~0 (
// Equation(s):
// \Sdram_Top_inst|Selector3~0_combout  = (\Sdram_Top_inst|pre_state.10000~q  & !\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector3~0 .lut_mask = 16'h00CC;
defparam \Sdram_Top_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Selector3~1 (
// Equation(s):
// \Sdram_Top_inst|Selector3~1_combout  = (\Sdram_Top_inst|Selector3~0_combout ) # ((\Sdram_Top_inst|wr_en~q  & (\Sdram_Top_inst|pre_state.00010~q  & !\Sdram_Top_inst|ref_en~q )))

	.dataa(\Sdram_Top_inst|wr_en~q ),
	.datab(\Sdram_Top_inst|Selector3~0_combout ),
	.datac(\Sdram_Top_inst|pre_state.00010~q ),
	.datad(\Sdram_Top_inst|ref_en~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector3~1 .lut_mask = 16'hCCEC;
defparam \Sdram_Top_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \Sdram_Top_inst|pre_state.10000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.10000 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.10000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr 
// [1] & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & \Sdram_Top_inst|Sdram_Read_inst|row_addr [1]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout  = \Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] $ (VCC)
// \Sdram_Top_inst|Sdram_Read_inst|Add3~1  = CARRY(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0])

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~1 )) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~3  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~3 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Read_inst|Add3~3  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~3  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~5  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & !\Sdram_Top_inst|Sdram_Read_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~3 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1])

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 .lut_mask = 16'hAA00;
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 .lut_mask = 16'h44F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~5 )) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~7  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~7 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 .lut_mask = 16'h7250;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout  & ((!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 .lut_mask = 16'h50D8;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 .lut_mask = 16'h7250;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] & (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & !\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5] & (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & \Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 .lut_mask = 16'h1000;
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always11~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always11~2_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr [4])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~2 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always11~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always11~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr [2])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always11~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always11~3_combout  = (\Sdram_Top_inst|Sdram_Read_inst|always11~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|always11~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|always11~1_combout  & 
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|always11~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|always11~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|always11~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~3 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Read_inst|always11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout  = (\Sdram_Top_inst|rd_en~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q  & !\Sdram_Top_inst|Sdram_Read_inst|always11~3_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|rd_en~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|always11~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 .lut_mask = 16'hCCFC;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ) # ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q  & \Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state~0 .lut_mask = 16'hFF80;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector14~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector14~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & ((\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ) # (\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector14~0 .lut_mask = 16'hCCC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector14~0_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 (
	.clk(\clk~input_o ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_644~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 .lut_mask = 16'h3030;
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & (\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] $ (\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 .lut_mask = 16'h6600;
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout  = ((!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] & \Sdram_Top_inst|Sdram_Read_inst|break_cnt [0])) # (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 .lut_mask = 16'h30FF;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiv_clkctrl \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl .clock_type = "global clock";
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & (!\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout  & 
// !\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 .lut_mask = 16'hAAAE;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655 .lut_mask = 16'hC808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_655~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & !\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1])) # (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt 
// [0] & ((\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 .lut_mask = 16'h5858;
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0])) # (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & 
// (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & !\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 .lut_mask = 16'h0C3C;
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|always11~3_combout ) # ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|always11~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 .lut_mask = 16'hFF80;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_end (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Selector0~1 (
// Equation(s):
// \Sdram_Top_inst|Selector0~1_combout  = (\Sdram_Top_inst|pre_state.01000~q  & ((\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ) # ((\Sdram_Top_inst|pre_state.10000~q  & \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q )))) # 
// (!\Sdram_Top_inst|pre_state.01000~q  & (\Sdram_Top_inst|pre_state.10000~q  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ))))

	.dataa(\Sdram_Top_inst|pre_state.01000~q ),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector0~1 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Selector0~2 (
// Equation(s):
// \Sdram_Top_inst|Selector0~2_combout  = (\Sdram_Top_inst|Selector0~0_combout ) # ((\Sdram_Top_inst|Selector0~1_combout ) # ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & \Sdram_Top_inst|pre_state.00100~q )))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datab(\Sdram_Top_inst|Selector0~0_combout ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector0~2 .lut_mask = 16'hFFEC;
defparam \Sdram_Top_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Selector0~3 (
// Equation(s):
// \Sdram_Top_inst|Selector0~3_combout  = (\Sdram_Top_inst|Selector0~2_combout ) # ((!\Sdram_Top_inst|pre_state.00001~q  & !\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Selector0~2_combout ),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector0~3 .lut_mask = 16'hF0F5;
defparam \Sdram_Top_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \Sdram_Top_inst|pre_state.00010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.00010 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneiv_lcell_comb \Sdram_Top_inst|always4~0 (
// Equation(s):
// \Sdram_Top_inst|always4~0_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & (\Sdram_Top_inst|pre_state.00010~q  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|pre_state.00010~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|always4~0 .lut_mask = 16'h3000;
defparam \Sdram_Top_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \Sdram_Top_inst|wr_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|always4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|wr_en .is_wysiwyg = "true";
defparam \Sdram_Top_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout  = (\Sdram_Top_inst|wr_en~q  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|wr_en~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always1~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & (!\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|wr_flag~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~0 .lut_mask = 16'h0100;
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ) # ((!\Sdram_Top_inst|Sdram_Write_inst|wr_end~q  & (\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout  & 
// \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 .lut_mask = 16'hDCCC;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_647~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ) # ((!\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout  & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & 
// !\Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 .lut_mask = 16'hF0F4;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636 .lut_mask = 16'hC808;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_636~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ))))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hC8CC;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ))

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFC;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ (((!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))) # (!\Cmd_Decode_inst|wfifo_wr_en~q  & (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ))))

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hC60A;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N19
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hF8F0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_wr_en~0 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_wr_en~0_combout  = (\Uart_Byte_Rx_inst|rx_done~q  & (\Cmd_Decode_inst|Equal1~2_combout  & ((\Cmd_Decode_inst|rec_num [2]) # (!\Cmd_Decode_inst|LessThan0~0_combout ))))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(\Cmd_Decode_inst|LessThan0~0_combout ),
	.datac(\Uart_Byte_Rx_inst|rx_done~q ),
	.datad(\Cmd_Decode_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_wr_en~0 .lut_mask = 16'hB000;
defparam \Cmd_Decode_inst|wfifo_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \Cmd_Decode_inst|wfifo_wr_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|wfifo_wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_wr_en .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wfifo_wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  = (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \Cmd_Decode_inst|wfifo_wr_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq .lut_mask = 16'h0F00;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq .lut_mask = 16'hF000;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[0]~0 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[0]~0_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [0])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [0]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[0]~0 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N23
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneiv_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[1]~1 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[1]~1_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [1])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [1]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[1]~1 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[2]~2 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[2]~2_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datad(\Uart_Byte_Rx_inst|data_byte [2]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[2]~2 .lut_mask = 16'hF000;
defparam \Cmd_Decode_inst|wfifo_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add6~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add6~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[3][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[3][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add6~2 .lut_mask = 16'h5AF0;
defparam \Uart_Byte_Rx_inst|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[4][2]~9_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 .lut_mask = 16'h0F00;
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \Uart_Byte_Rx_inst|r_data_byte[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add6~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add6~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add6~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[3][0]~q  & (\Uart_Byte_Rx_inst|r_data_byte[3][1]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[3][1]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[3][2]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add6~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \Uart_Byte_Rx_inst|r_data_byte[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[3]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[3]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[3][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[3]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \Uart_Byte_Rx_inst|data_byte[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[3]~3 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[3]~3_combout  = (\Uart_Byte_Rx_inst|data_byte [3] & \Cmd_Decode_inst|wfifo_wr_en~q )

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|data_byte [3]),
	.datac(gnd),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[3]~3 .lut_mask = 16'hCC00;
defparam \Cmd_Decode_inst|wfifo_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[4]~4 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[4]~4_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [4])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [4]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[4]~4 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[5]~5 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[5]~5_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [5])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [5]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[5]~5 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[6]~6 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[6]~6_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [6])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [6]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[6]~6 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector2~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|r_data_byte[7][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector2~0 .lut_mask = 16'h0CC0;
defparam \Uart_Byte_Rx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [4] & (!\Uart_Byte_Rx_inst|bps_cnt [6] & (\Uart_Byte_Rx_inst|bps_clk~q  & !\Uart_Byte_Rx_inst|bps_cnt [5])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 .lut_mask = 16'h0010;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][2]~19 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][2]~19_combout  = (\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [7] & (!\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout )) # (!\Uart_Byte_Rx_inst|bps_cnt [7] & 
// ((!\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout )))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[7][1]~2_combout ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~1_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~19 .lut_mask = 16'h4700;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N5
dffeas \Uart_Byte_Rx_inst|r_data_byte[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[7][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Add10~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add10~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[7][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[7][1]~q  & (\Uart_Byte_Rx_inst|r_data_byte[7][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[7][1]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][2]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add10~0 .lut_mask = 16'h6CCC;
defparam \Uart_Byte_Rx_inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|Selector0~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector0~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [7] & \Uart_Byte_Rx_inst|Add10~0_combout )

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|Add10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector0~0 .lut_mask = 16'hC0C0;
defparam \Uart_Byte_Rx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N19
dffeas \Uart_Byte_Rx_inst|r_data_byte[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[7][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneiv_lcell_comb \Uart_Byte_Rx_inst|data_byte[7]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|data_byte[7]~feeder_combout  = \Uart_Byte_Rx_inst|r_data_byte[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|data_byte[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[7]~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|data_byte[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \Uart_Byte_Rx_inst|data_byte[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|data_byte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneiv_lcell_comb \Cmd_Decode_inst|wfifo_data[7]~7 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[7]~7_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [7])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [7]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[7]~7 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneiv_ram_block \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Cmd_Decode_inst|wfifo_data[7]~7_combout ,\Cmd_Decode_inst|wfifo_data[6]~6_combout ,\Cmd_Decode_inst|wfifo_data[5]~5_combout ,\Cmd_Decode_inst|wfifo_data[4]~4_combout ,
\Cmd_Decode_inst|wfifo_data[3]~3_combout ,\Cmd_Decode_inst|wfifo_data[2]~2_combout ,\Cmd_Decode_inst|wfifo_data[1]~1_combout ,\Cmd_Decode_inst|wfifo_data[0]~0_combout }),
	.portaaddr({\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_cr21:auto_generated|a_dpfifo_j131:dpfifo|dpram_ke11:FIFOram|altsyncram_c4k1:altsyncram1|ALTSYNCRAM";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 4;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 15;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 16;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 4;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 15;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 16;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N0
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[0]~16 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[0]~16_combout  = \Uart_Byte_Tx_inst|div_cnt [0] $ (VCC)
// \Uart_Byte_Tx_inst|div_cnt[0]~17  = CARRY(\Uart_Byte_Tx_inst|div_cnt [0])

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|div_cnt[0]~16_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[0]~17 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \Uart_Byte_Tx_inst|div_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N30
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|always0~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|always0~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & !\Uart_Byte_Tx_inst|send_en~q )

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\Uart_Byte_Tx_inst|send_en~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|always0~0 .lut_mask = 16'h00CC;
defparam \Uart_Byte_Tx_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y31_N31
dffeas \Uart_Byte_Tx_inst|rfifo_rd_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|always0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|rfifo_rd_en .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|rfifo_rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y31_N14
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder_combout  = \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y31_N5
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y31_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout  = \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y31_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N28
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\Uart_Byte_Tx_inst|rfifo_rd_en~q ))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3] $ (((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q 
//  & \Uart_Byte_Tx_inst|rfifo_rd_en~q )))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h95C0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y31_N15
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N26
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (!\Uart_Byte_Tx_inst|rfifo_rd_en~q ))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hAEEE;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y31_N16
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y31_N17
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y31_N19
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N24
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFE00;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N0
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]) # ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.datab(gnd),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFA;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y31_N1
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N24
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|send_en~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|send_en~0_combout  = (!\Uart_Byte_Tx_inst|tx_done~q  & ((\Uart_Byte_Tx_inst|send_en~q ) # (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\Uart_Byte_Tx_inst|tx_done~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|send_en~q ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|send_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|send_en~0 .lut_mask = 16'h5550;
defparam \Uart_Byte_Tx_inst|send_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N25
dffeas \Uart_Byte_Tx_inst|send_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|send_en~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|send_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|send_en .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|send_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N30
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|uart_state~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|uart_state~0_combout  = (!\Uart_Byte_Tx_inst|tx_done~q  & ((\Uart_Byte_Tx_inst|uart_state~q ) # (\Uart_Byte_Tx_inst|send_en~q )))

	.dataa(\Uart_Byte_Tx_inst|tx_done~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|uart_state~q ),
	.datad(\Uart_Byte_Tx_inst|send_en~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|uart_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|uart_state~0 .lut_mask = 16'h5550;
defparam \Uart_Byte_Tx_inst|uart_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N31
dffeas \Uart_Byte_Tx_inst|uart_state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|uart_state~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|uart_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|uart_state .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|uart_state .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y31_N1
dffeas \Uart_Byte_Tx_inst|div_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N2
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[1]~18 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[1]~18_combout  = (\Uart_Byte_Tx_inst|div_cnt [1] & (!\Uart_Byte_Tx_inst|div_cnt[0]~17 )) # (!\Uart_Byte_Tx_inst|div_cnt [1] & ((\Uart_Byte_Tx_inst|div_cnt[0]~17 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[1]~19  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[0]~17 ) # (!\Uart_Byte_Tx_inst|div_cnt [1]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[0]~17 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[1]~18_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[1]~19 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|div_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N3
dffeas \Uart_Byte_Tx_inst|div_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N4
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[2]~20 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[2]~20_combout  = (\Uart_Byte_Tx_inst|div_cnt [2] & (\Uart_Byte_Tx_inst|div_cnt[1]~19  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [2] & (!\Uart_Byte_Tx_inst|div_cnt[1]~19  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[2]~21  = CARRY((\Uart_Byte_Tx_inst|div_cnt [2] & !\Uart_Byte_Tx_inst|div_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[1]~19 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[2]~20_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[2]~21 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N5
dffeas \Uart_Byte_Tx_inst|div_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N8
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[4]~24 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[4]~24_combout  = (\Uart_Byte_Tx_inst|div_cnt [4] & (\Uart_Byte_Tx_inst|div_cnt[3]~23  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [4] & (!\Uart_Byte_Tx_inst|div_cnt[3]~23  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[4]~25  = CARRY((\Uart_Byte_Tx_inst|div_cnt [4] & !\Uart_Byte_Tx_inst|div_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[3]~23 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[4]~24_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[4]~25 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N9
dffeas \Uart_Byte_Tx_inst|div_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N10
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[5]~26 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[5]~26_combout  = (\Uart_Byte_Tx_inst|div_cnt [5] & (!\Uart_Byte_Tx_inst|div_cnt[4]~25 )) # (!\Uart_Byte_Tx_inst|div_cnt [5] & ((\Uart_Byte_Tx_inst|div_cnt[4]~25 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[5]~27  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[4]~25 ) # (!\Uart_Byte_Tx_inst|div_cnt [5]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[4]~25 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[5]~26_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[5]~27 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N14
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[7]~30 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[7]~30_combout  = (\Uart_Byte_Tx_inst|div_cnt [7] & (!\Uart_Byte_Tx_inst|div_cnt[6]~29 )) # (!\Uart_Byte_Tx_inst|div_cnt [7] & ((\Uart_Byte_Tx_inst|div_cnt[6]~29 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[7]~31  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[6]~29 ) # (!\Uart_Byte_Tx_inst|div_cnt [7]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[6]~29 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[7]~30_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[7]~31 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|div_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N15
dffeas \Uart_Byte_Tx_inst|div_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N16
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[8]~32 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[8]~32_combout  = (\Uart_Byte_Tx_inst|div_cnt [8] & (\Uart_Byte_Tx_inst|div_cnt[7]~31  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [8] & (!\Uart_Byte_Tx_inst|div_cnt[7]~31  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[8]~33  = CARRY((\Uart_Byte_Tx_inst|div_cnt [8] & !\Uart_Byte_Tx_inst|div_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[7]~31 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[8]~32_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[8]~33 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N17
dffeas \Uart_Byte_Tx_inst|div_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[8] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N18
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[9]~34 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[9]~34_combout  = (\Uart_Byte_Tx_inst|div_cnt [9] & (!\Uart_Byte_Tx_inst|div_cnt[8]~33 )) # (!\Uart_Byte_Tx_inst|div_cnt [9] & ((\Uart_Byte_Tx_inst|div_cnt[8]~33 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[9]~35  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[8]~33 ) # (!\Uart_Byte_Tx_inst|div_cnt [9]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[8]~33 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[9]~34_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[9]~35 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|div_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N19
dffeas \Uart_Byte_Tx_inst|div_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[9] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N20
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[10]~36 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[10]~36_combout  = (\Uart_Byte_Tx_inst|div_cnt [10] & (\Uart_Byte_Tx_inst|div_cnt[9]~35  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [10] & (!\Uart_Byte_Tx_inst|div_cnt[9]~35  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[10]~37  = CARRY((\Uart_Byte_Tx_inst|div_cnt [10] & !\Uart_Byte_Tx_inst|div_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[9]~35 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[10]~36_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[10]~37 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N21
dffeas \Uart_Byte_Tx_inst|div_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[10] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N22
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[11]~38 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[11]~38_combout  = (\Uart_Byte_Tx_inst|div_cnt [11] & (!\Uart_Byte_Tx_inst|div_cnt[10]~37 )) # (!\Uart_Byte_Tx_inst|div_cnt [11] & ((\Uart_Byte_Tx_inst|div_cnt[10]~37 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[11]~39  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[10]~37 ) # (!\Uart_Byte_Tx_inst|div_cnt [11]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[10]~37 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[11]~38_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[11]~39 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N24
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[12]~40 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[12]~40_combout  = (\Uart_Byte_Tx_inst|div_cnt [12] & (\Uart_Byte_Tx_inst|div_cnt[11]~39  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [12] & (!\Uart_Byte_Tx_inst|div_cnt[11]~39  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[12]~41  = CARRY((\Uart_Byte_Tx_inst|div_cnt [12] & !\Uart_Byte_Tx_inst|div_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[11]~39 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[12]~40_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[12]~41 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N25
dffeas \Uart_Byte_Tx_inst|div_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[12] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N28
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[14]~44 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[14]~44_combout  = (\Uart_Byte_Tx_inst|div_cnt [14] & (\Uart_Byte_Tx_inst|div_cnt[13]~43  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [14] & (!\Uart_Byte_Tx_inst|div_cnt[13]~43  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[14]~45  = CARRY((\Uart_Byte_Tx_inst|div_cnt [14] & !\Uart_Byte_Tx_inst|div_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[13]~43 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[14]~44_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[14]~45 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N29
dffeas \Uart_Byte_Tx_inst|div_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[14] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N30
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|div_cnt[15]~46 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[15]~46_combout  = \Uart_Byte_Tx_inst|div_cnt [15] $ (\Uart_Byte_Tx_inst|div_cnt[14]~45 )

	.dataa(\Uart_Byte_Tx_inst|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uart_Byte_Tx_inst|div_cnt[14]~45 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \Uart_Byte_Tx_inst|div_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y31_N31
dffeas \Uart_Byte_Tx_inst|div_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[15] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y31_N23
dffeas \Uart_Byte_Tx_inst|div_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[11] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N4
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal0~3 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~3_combout  = (!\Uart_Byte_Tx_inst|div_cnt [13] & (!\Uart_Byte_Tx_inst|div_cnt [12] & (!\Uart_Byte_Tx_inst|div_cnt [11] & !\Uart_Byte_Tx_inst|div_cnt [10])))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [13]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [12]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [11]),
	.datad(\Uart_Byte_Tx_inst|div_cnt [10]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \Uart_Byte_Tx_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N8
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal0~1 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~1_combout  = (!\Uart_Byte_Tx_inst|div_cnt [1] & (!\Uart_Byte_Tx_inst|div_cnt [0] & (\Uart_Byte_Tx_inst|div_cnt [8] $ (!\Uart_Byte_Rx_inst|bps_DR [1]))))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [8]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [1]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [0]),
	.datad(\Uart_Byte_Rx_inst|bps_DR [1]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~1 .lut_mask = 16'h0201;
defparam \Uart_Byte_Tx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y31_N11
dffeas \Uart_Byte_Tx_inst|div_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N2
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal0~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~0_combout  = (\Uart_Byte_Tx_inst|div_cnt [4] & (\Uart_Byte_Tx_inst|div_cnt [7] & (\Uart_Byte_Tx_inst|div_cnt [5] & \Uart_Byte_Rx_inst|bps_DR [1]))) # (!\Uart_Byte_Tx_inst|div_cnt [4] & (!\Uart_Byte_Tx_inst|div_cnt [7] & 
// (!\Uart_Byte_Tx_inst|div_cnt [5] & !\Uart_Byte_Rx_inst|bps_DR [1])))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [4]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [7]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|bps_DR [1]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~0 .lut_mask = 16'h8001;
defparam \Uart_Byte_Tx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N18
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal0~4 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~4_combout  = (\Uart_Byte_Tx_inst|Equal0~2_combout  & (\Uart_Byte_Tx_inst|Equal0~3_combout  & (\Uart_Byte_Tx_inst|Equal0~1_combout  & \Uart_Byte_Tx_inst|Equal0~0_combout )))

	.dataa(\Uart_Byte_Tx_inst|Equal0~2_combout ),
	.datab(\Uart_Byte_Tx_inst|Equal0~3_combout ),
	.datac(\Uart_Byte_Tx_inst|Equal0~1_combout ),
	.datad(\Uart_Byte_Tx_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \Uart_Byte_Tx_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N28
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal0~5 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~5_combout  = (!\Uart_Byte_Tx_inst|div_cnt [15] & (!\Uart_Byte_Tx_inst|div_cnt [14] & \Uart_Byte_Tx_inst|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [15]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [14]),
	.datad(\Uart_Byte_Tx_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~5 .lut_mask = 16'h0300;
defparam \Uart_Byte_Tx_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N6
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|bps_clk~feeder (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_clk~feeder_combout  = \Uart_Byte_Tx_inst|Equal0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|bps_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_clk~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Tx_inst|bps_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N7
dffeas \Uart_Byte_Tx_inst|bps_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_clk .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N14
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[1]~6 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[1]~6_combout  = (\Uart_Byte_Tx_inst|bps_cnt [1] & (!\Uart_Byte_Tx_inst|bps_cnt[0]~5 )) # (!\Uart_Byte_Tx_inst|bps_cnt [1] & ((\Uart_Byte_Tx_inst|bps_cnt[0]~5 ) # (GND)))
// \Uart_Byte_Tx_inst|bps_cnt[1]~7  = CARRY((!\Uart_Byte_Tx_inst|bps_cnt[0]~5 ) # (!\Uart_Byte_Tx_inst|bps_cnt [1]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|bps_cnt[0]~5 ),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[1]~6_combout ),
	.cout(\Uart_Byte_Tx_inst|bps_cnt[1]~7 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[1]~6 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|bps_cnt[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N16
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[2]~8 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[2]~8_combout  = (\Uart_Byte_Tx_inst|bps_cnt [2] & (\Uart_Byte_Tx_inst|bps_cnt[1]~7  $ (GND))) # (!\Uart_Byte_Tx_inst|bps_cnt [2] & (!\Uart_Byte_Tx_inst|bps_cnt[1]~7  & VCC))
// \Uart_Byte_Tx_inst|bps_cnt[2]~9  = CARRY((\Uart_Byte_Tx_inst|bps_cnt [2] & !\Uart_Byte_Tx_inst|bps_cnt[1]~7 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|bps_cnt[1]~7 ),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[2]~8_combout ),
	.cout(\Uart_Byte_Tx_inst|bps_cnt[2]~9 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[2]~8 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|bps_cnt[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N18
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[3]~11 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[3]~11_combout  = \Uart_Byte_Tx_inst|bps_cnt[2]~9  $ (\Uart_Byte_Tx_inst|bps_cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.cin(\Uart_Byte_Tx_inst|bps_cnt[2]~9 ),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[3]~11 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Tx_inst|bps_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y31_N19
dffeas \Uart_Byte_Tx_inst|bps_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N4
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Equal1~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal1~0_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|bps_cnt [3] & (\Uart_Byte_Tx_inst|bps_cnt [1] & !\Uart_Byte_Tx_inst|bps_cnt [2])))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal1~0 .lut_mask = 16'h0080;
defparam \Uart_Byte_Tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N10
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|tx_done~feeder (
// Equation(s):
// \Uart_Byte_Tx_inst|tx_done~feeder_combout  = \Uart_Byte_Tx_inst|Equal1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|tx_done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|tx_done~feeder .lut_mask = 16'hF0F0;
defparam \Uart_Byte_Tx_inst|tx_done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y31_N11
dffeas \Uart_Byte_Tx_inst|tx_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|tx_done~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|tx_done .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y31_N20
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[3]~10 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[3]~10_combout  = (\Uart_Byte_Tx_inst|Equal1~0_combout ) # (\Uart_Byte_Tx_inst|tx_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|Equal1~0_combout ),
	.datad(\Uart_Byte_Tx_inst|tx_done~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[3]~10 .lut_mask = 16'hFFF0;
defparam \Uart_Byte_Tx_inst|bps_cnt[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y31_N15
dffeas \Uart_Byte_Tx_inst|bps_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y31_N17
dffeas \Uart_Byte_Tx_inst|bps_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N6
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\Uart_Byte_Tx_inst|rfifo_rd_en~q  & \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y41_N1
cycloneiv_io_ibuf \sdram_data[0]~input (
	.i(sdram_data[0]),
	.ibar(gnd),
	.o(\sdram_data[0]~input_o ));
// synopsys translate_off
defparam \sdram_data[0]~input .bus_hold = "false";
defparam \sdram_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N16
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N4
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3])

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h5500;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y31_N17
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N18
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y31_N19
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N20
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y31_N21
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N22
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y31_N23
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N10
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N11
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N12
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N13
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N14
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N15
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N16
cycloneiv_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h0FF0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N17
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N8
cycloneiv_io_ibuf \sdram_data[1]~input (
	.i(sdram_data[1]),
	.ibar(gnd),
	.o(\sdram_data[1]~input_o ));
// synopsys translate_off
defparam \sdram_data[1]~input .bus_hold = "false";
defparam \sdram_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \sdram_data[2]~input (
	.i(sdram_data[2]),
	.ibar(gnd),
	.o(\sdram_data[2]~input_o ));
// synopsys translate_off
defparam \sdram_data[2]~input .bus_hold = "false";
defparam \sdram_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \sdram_data[3]~input (
	.i(sdram_data[3]),
	.ibar(gnd),
	.o(\sdram_data[3]~input_o ));
// synopsys translate_off
defparam \sdram_data[3]~input .bus_hold = "false";
defparam \sdram_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N8
cycloneiv_io_ibuf \sdram_data[4]~input (
	.i(sdram_data[4]),
	.ibar(gnd),
	.o(\sdram_data[4]~input_o ));
// synopsys translate_off
defparam \sdram_data[4]~input .bus_hold = "false";
defparam \sdram_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y41_N8
cycloneiv_io_ibuf \sdram_data[5]~input (
	.i(sdram_data[5]),
	.ibar(gnd),
	.o(\sdram_data[5]~input_o ));
// synopsys translate_off
defparam \sdram_data[5]~input .bus_hold = "false";
defparam \sdram_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N8
cycloneiv_io_ibuf \sdram_data[6]~input (
	.i(sdram_data[6]),
	.ibar(gnd),
	.o(\sdram_data[6]~input_o ));
// synopsys translate_off
defparam \sdram_data[6]~input .bus_hold = "false";
defparam \sdram_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N1
cycloneiv_io_ibuf \sdram_data[7]~input (
	.i(sdram_data[7]),
	.ibar(gnd),
	.o(\sdram_data[7]~input_o ));
// synopsys translate_off
defparam \sdram_data[7]~input .bus_hold = "false";
defparam \sdram_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N26
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~4 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~4_combout  = (!\Uart_Byte_Tx_inst|bps_cnt [0] & (!\Uart_Byte_Tx_inst|bps_cnt [3] & ((\Uart_Byte_Tx_inst|r_data_byte [0]) # (!\Uart_Byte_Tx_inst|bps_cnt [1]))))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datad(\Uart_Byte_Tx_inst|r_data_byte [0]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~4 .lut_mask = 16'h0501;
defparam \Uart_Byte_Tx_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N14
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~0_combout  = (\Uart_Byte_Tx_inst|bps_cnt [1]) # ((\Uart_Byte_Tx_inst|bps_cnt [2]) # ((\Uart_Byte_Tx_inst|bps_cnt [0] & \Uart_Byte_Tx_inst|r_data_byte [7])))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|r_data_byte [7]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~0 .lut_mask = 16'hFFF8;
defparam \Uart_Byte_Tx_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N20
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~1 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~1_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & ((\Uart_Byte_Tx_inst|bps_cnt [1]) # ((\Uart_Byte_Tx_inst|r_data_byte [3])))) # (!\Uart_Byte_Tx_inst|bps_cnt [0] & (!\Uart_Byte_Tx_inst|bps_cnt [1] & ((\Uart_Byte_Tx_inst|r_data_byte 
// [2]))))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datac(\Uart_Byte_Tx_inst|r_data_byte [3]),
	.datad(\Uart_Byte_Tx_inst|r_data_byte [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~1 .lut_mask = 16'hB9A8;
defparam \Uart_Byte_Tx_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N10
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~2 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~2_combout  = (\Uart_Byte_Tx_inst|bps_cnt [1] & ((\Uart_Byte_Tx_inst|Mux0~1_combout  & ((\Uart_Byte_Tx_inst|r_data_byte [5]))) # (!\Uart_Byte_Tx_inst|Mux0~1_combout  & (\Uart_Byte_Tx_inst|r_data_byte [4])))) # 
// (!\Uart_Byte_Tx_inst|bps_cnt [1] & (((\Uart_Byte_Tx_inst|Mux0~1_combout ))))

	.dataa(\Uart_Byte_Tx_inst|r_data_byte [4]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datac(\Uart_Byte_Tx_inst|r_data_byte [5]),
	.datad(\Uart_Byte_Tx_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~2 .lut_mask = 16'hF388;
defparam \Uart_Byte_Tx_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N0
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~3 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~3_combout  = (\Uart_Byte_Tx_inst|bps_cnt [3] & ((\Uart_Byte_Tx_inst|Mux0~0_combout ) # ((\Uart_Byte_Tx_inst|bps_cnt [2] & \Uart_Byte_Tx_inst|Mux0~2_combout )))) # (!\Uart_Byte_Tx_inst|bps_cnt [3] & (\Uart_Byte_Tx_inst|bps_cnt [2] & 
// ((\Uart_Byte_Tx_inst|Mux0~2_combout ))))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.datac(\Uart_Byte_Tx_inst|Mux0~0_combout ),
	.datad(\Uart_Byte_Tx_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~3 .lut_mask = 16'hECA0;
defparam \Uart_Byte_Tx_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N16
cycloneiv_lcell_comb \Uart_Byte_Tx_inst|Mux0~6 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~6_combout  = (\Uart_Byte_Tx_inst|Mux0~3_combout ) # ((!\Uart_Byte_Tx_inst|bps_cnt [2] & ((\Uart_Byte_Tx_inst|Mux0~5_combout ) # (\Uart_Byte_Tx_inst|Mux0~4_combout ))))

	.dataa(\Uart_Byte_Tx_inst|Mux0~5_combout ),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.datac(\Uart_Byte_Tx_inst|Mux0~4_combout ),
	.datad(\Uart_Byte_Tx_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~6 .lut_mask = 16'hFF32;
defparam \Uart_Byte_Tx_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N17
dffeas \Uart_Byte_Tx_inst|rs232_tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|rs232_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|rs232_tx .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|rs232_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & ((!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0])))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 .lut_mask = 16'h05CC;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder_combout  = \Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneiv_lcell_comb \Sdram_Top_inst|next_state~1 (
// Equation(s):
// \Sdram_Top_inst|next_state~1_combout  = (\Sdram_Top_inst|pre_state.00001~q ) # (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout )

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state~1 .lut_mask = 16'hF5F5;
defparam \Sdram_Top_inst|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \Sdram_Top_inst|pre_state.00001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|next_state~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.00001 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_cas_n~1 (
// Equation(s):
// \Sdram_Top_inst|sdram_cas_n~1_combout  = (\Sdram_Top_inst|pre_state.00100~q ) # (!\Sdram_Top_inst|pre_state.00001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cas_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cas_n~1 .lut_mask = 16'hF0FF;
defparam \Sdram_Top_inst|sdram_cas_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 .lut_mask = 16'h00C0;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_cas_n~2 (
// Equation(s):
// \Sdram_Top_inst|sdram_cas_n~2_combout  = ((\Sdram_Top_inst|pre_state.10000~q  & !\Sdram_Top_inst|pre_state.00100~q )) # (!\Sdram_Top_inst|pre_state.00001~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cas_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cas_n~2 .lut_mask = 16'h0CFF;
defparam \Sdram_Top_inst|sdram_cas_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_ras_n~0 (
// Equation(s):
// \Sdram_Top_inst|sdram_ras_n~0_combout  = (\Sdram_Top_inst|sdram_cas_n~1_combout  & ((\Sdram_Top_inst|sdram_cas_n~2_combout  & (!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2])) # (!\Sdram_Top_inst|sdram_cas_n~2_combout  & 
// ((!\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]))))) # (!\Sdram_Top_inst|sdram_cas_n~1_combout  & (((!\Sdram_Top_inst|sdram_cas_n~2_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.datab(\Sdram_Top_inst|sdram_cas_n~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]),
	.datad(\Sdram_Top_inst|sdram_cas_n~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_ras_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_ras_n~0 .lut_mask = 16'h443F;
defparam \Sdram_Top_inst|sdram_ras_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & (((!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & !\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1])))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 .lut_mask = 16'h0A3A;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_cas_n~0 (
// Equation(s):
// \Sdram_Top_inst|sdram_cas_n~0_combout  = (!\Sdram_Top_inst|pre_state.00100~q  & (\Sdram_Top_inst|pre_state.00001~q  & ((\Sdram_Top_inst|pre_state.01000~q ) # (\Sdram_Top_inst|pre_state.10000~q ))))

	.dataa(\Sdram_Top_inst|pre_state.01000~q ),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cas_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cas_n~0 .lut_mask = 16'h0E00;
defparam \Sdram_Top_inst|sdram_cas_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_ras_n (
// Equation(s):
// \Sdram_Top_inst|sdram_ras_n~combout  = (\Sdram_Top_inst|sdram_ras_n~0_combout  & (((!\Sdram_Top_inst|sdram_cas_n~0_combout ) # (!\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [2])))) # (!\Sdram_Top_inst|sdram_ras_n~0_combout  & 
// (!\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [2] & ((\Sdram_Top_inst|sdram_cas_n~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [2]),
	.datab(\Sdram_Top_inst|sdram_ras_n~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [2]),
	.datad(\Sdram_Top_inst|sdram_cas_n~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_ras_n~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_ras_n .lut_mask = 16'h1DCC;
defparam \Sdram_Top_inst|sdram_ras_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_cas_n~3 (
// Equation(s):
// \Sdram_Top_inst|sdram_cas_n~3_combout  = (\Sdram_Top_inst|sdram_cas_n~1_combout  & ((\Sdram_Top_inst|sdram_cas_n~2_combout  & (!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1])) # (!\Sdram_Top_inst|sdram_cas_n~2_combout  & 
// ((!\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]))))) # (!\Sdram_Top_inst|sdram_cas_n~1_combout  & (((!\Sdram_Top_inst|sdram_cas_n~2_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.datab(\Sdram_Top_inst|sdram_cas_n~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]),
	.datad(\Sdram_Top_inst|sdram_cas_n~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cas_n~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cas_n~3 .lut_mask = 16'h443F;
defparam \Sdram_Top_inst|sdram_cas_n~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_cas_n (
// Equation(s):
// \Sdram_Top_inst|sdram_cas_n~combout  = (\Sdram_Top_inst|sdram_cas_n~0_combout  & ((\Sdram_Top_inst|sdram_cas_n~3_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1])) # (!\Sdram_Top_inst|sdram_cas_n~3_combout  & 
// ((!\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [1]))))) # (!\Sdram_Top_inst|sdram_cas_n~0_combout  & (((\Sdram_Top_inst|sdram_cas_n~3_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1]),
	.datab(\Sdram_Top_inst|sdram_cas_n~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [1]),
	.datad(\Sdram_Top_inst|sdram_cas_n~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cas_n~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cas_n .lut_mask = 16'h770C;
defparam \Sdram_Top_inst|sdram_cas_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]) # ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]) # (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] $ (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 .lut_mask = 16'hFDFE;
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & !\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 .lut_mask = 16'h0003;
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] & (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 .lut_mask = 16'h1100;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (((!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & !\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1])))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 .lut_mask = 16'h0A3A;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_we_n~0 (
// Equation(s):
// \Sdram_Top_inst|sdram_we_n~0_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [0])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|pre_state.01000~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [0])))

	.dataa(\Sdram_Top_inst|pre_state.01000~q ),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_we_n~0 .lut_mask = 16'hEC20;
defparam \Sdram_Top_inst|sdram_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_we_n~1 (
// Equation(s):
// \Sdram_Top_inst|sdram_we_n~1_combout  = (\Sdram_Top_inst|pre_state.00001~q  & ((!\Sdram_Top_inst|sdram_we_n~0_combout ))) # (!\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.datab(\Sdram_Top_inst|sdram_we_n~0_combout ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_we_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_we_n~1 .lut_mask = 16'h3355;
defparam \Sdram_Top_inst|sdram_we_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout  = \Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout  $ (\Sdram_Top_inst|Sdram_Write_inst|row_addr [0])

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 .lut_mask = 16'h5A5A;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q )

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 .lut_mask = 16'h5500;
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|act_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt [1] $ (\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add1~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] $ (((\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|act_cnt [1])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~2 .lut_mask = 16'h5AF0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3] & (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout 
// )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 .lut_mask = 16'h0100;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Selector2~0 (
// Equation(s):
// \Sdram_Top_inst|Selector2~0_combout  = (\Sdram_Top_inst|pre_state.00010~q  & (!\Sdram_Top_inst|ref_en~q  & (\Sdram_Top_inst|rd_en~q  & !\Sdram_Top_inst|wr_en~q )))

	.dataa(\Sdram_Top_inst|pre_state.00010~q ),
	.datab(\Sdram_Top_inst|ref_en~q ),
	.datac(\Sdram_Top_inst|rd_en~q ),
	.datad(\Sdram_Top_inst|wr_en~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector2~0 .lut_mask = 16'h0020;
defparam \Sdram_Top_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Selector2~1 (
// Equation(s):
// \Sdram_Top_inst|Selector2~1_combout  = (\Sdram_Top_inst|Selector2~0_combout ) # ((!\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q  & \Sdram_Top_inst|pre_state.01000~q ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector2~1 .lut_mask = 16'hFF30;
defparam \Sdram_Top_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \Sdram_Top_inst|pre_state.01000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.01000 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.01000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneiv_lcell_comb \Cmd_Decode_inst|always4~1 (
// Equation(s):
// \Cmd_Decode_inst|always4~1_combout  = (\Uart_Byte_Rx_inst|data_byte [1] & (\Uart_Byte_Rx_inst|data_byte [3] & (!\Uart_Byte_Rx_inst|data_byte [4] & !\Uart_Byte_Rx_inst|data_byte [2])))

	.dataa(\Uart_Byte_Rx_inst|data_byte [1]),
	.datab(\Uart_Byte_Rx_inst|data_byte [3]),
	.datac(\Uart_Byte_Rx_inst|data_byte [4]),
	.datad(\Uart_Byte_Rx_inst|data_byte [2]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always4~1 .lut_mask = 16'h0008;
defparam \Cmd_Decode_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneiv_lcell_comb \Cmd_Decode_inst|always4~0 (
// Equation(s):
// \Cmd_Decode_inst|always4~0_combout  = (\Uart_Byte_Rx_inst|data_byte [7] & (!\Uart_Byte_Rx_inst|data_byte [6] & (\Uart_Byte_Rx_inst|rx_done~q  & \Uart_Byte_Rx_inst|data_byte [5])))

	.dataa(\Uart_Byte_Rx_inst|data_byte [7]),
	.datab(\Uart_Byte_Rx_inst|data_byte [6]),
	.datac(\Uart_Byte_Rx_inst|rx_done~q ),
	.datad(\Uart_Byte_Rx_inst|data_byte [5]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always4~0 .lut_mask = 16'h2000;
defparam \Cmd_Decode_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneiv_lcell_comb \Cmd_Decode_inst|always4~2 (
// Equation(s):
// \Cmd_Decode_inst|always4~2_combout  = (!\Uart_Byte_Rx_inst|data_byte [0] & (\Cmd_Decode_inst|always4~1_combout  & \Cmd_Decode_inst|always4~0_combout ))

	.dataa(\Uart_Byte_Rx_inst|data_byte [0]),
	.datab(gnd),
	.datac(\Cmd_Decode_inst|always4~1_combout ),
	.datad(\Cmd_Decode_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always4~2 .lut_mask = 16'h5000;
defparam \Cmd_Decode_inst|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \Cmd_Decode_inst|rd_trig (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Cmd_Decode_inst|always4~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rd_trig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rd_trig .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rd_trig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always1~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] & (\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~0 .lut_mask = 16'h4400;
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ) # (!\Sdram_Top_inst|Sdram_Read_inst|rd_end~q )))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 .lut_mask = 16'hCF00;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q  & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & ((!\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q  & (((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & !\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout )) # (!\Cmd_Decode_inst|rd_trig~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datac(\Cmd_Decode_inst|rd_trig~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 .lut_mask = 16'h05CD;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout  = ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout ))) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688 .lut_mask = 16'hFD5D;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout  = !\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_688~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 .lut_mask = 16'h00FF;
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q  & (((!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q  & \Cmd_Decode_inst|rd_trig~q )) # (!\Sdram_Top_inst|rd_en~q ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q  & (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q  & (\Cmd_Decode_inst|rd_trig~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ),
	.datac(\Cmd_Decode_inst|rd_trig~q ),
	.datad(\Sdram_Top_inst|rd_en~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 .lut_mask = 16'h30BA;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & 
// \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 .lut_mask = 16'hFF80;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677 .lut_mask = 16'hC808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_677~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & (!\Sdram_Top_inst|Sdram_Read_inst|rd_end~q  & (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] & !\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 .lut_mask = 16'h0002;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector2~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector2~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout  & ((\Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q  & \Sdram_Top_inst|rd_en~q )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout  & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q  & (\Sdram_Top_inst|rd_en~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.datac(\Sdram_Top_inst|rd_en~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~2 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector2~2_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector2~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_666~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 .lut_mask = 16'h0F00;
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout  = \Sdram_Top_inst|Sdram_Read_inst|act_cnt [1] $ (\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add1~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout  = \Sdram_Top_inst|Sdram_Read_inst|act_cnt [2] $ (((\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|act_cnt [1])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~2 .lut_mask = 16'h5AF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3] & (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1] & (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 .lut_mask = 16'h0100;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & 
// \Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0])))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[0]~16 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[0]~16_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [0])) # (!\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|pre_state.01000~q  & \Sdram_Top_inst|Sdram_Read_inst|rd_addr 
// [0]))))

	.dataa(\Sdram_Top_inst|pre_state.10000~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [0]),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[0]~16 .lut_mask = 16'hD888;
defparam \Sdram_Top_inst|sdram_addr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[0]~35 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[0]~35_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[0]~16_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[0]~35 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]) # ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]) # (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 .lut_mask = 16'hFFFC;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] & !\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout )) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]) # (!\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 .lut_mask = 16'h040D;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]) # ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]) # (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 .lut_mask = 16'hAAA8;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & !\Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 .lut_mask = 16'h000C;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[1]~18 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[1]~18_combout  = (\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0] & (\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2] & (\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1] & !\Sdram_Top_inst|pre_state.00001~q )))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[1]~18 .lut_mask = 16'h0080;
defparam \Sdram_Top_inst|sdram_addr[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & ((\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[10]~19 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[10]~19_combout  = (\Sdram_Top_inst|pre_state.01000~q  & (!\Sdram_Top_inst|pre_state.10000~q  & \Sdram_Top_inst|pre_state.00001~q ))

	.dataa(\Sdram_Top_inst|pre_state.01000~q ),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[10]~19 .lut_mask = 16'h2200;
defparam \Sdram_Top_inst|sdram_addr[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]) # ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout  & 
// \Sdram_Top_inst|Sdram_Write_inst|row_addr [1])))) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & (((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout  & \Sdram_Top_inst|Sdram_Write_inst|row_addr [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 .lut_mask = 16'hF888;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[1]~17 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[1]~17_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (\Sdram_Top_inst|pre_state.10000~q  & \Sdram_Top_inst|Sdram_Write_inst|wr_addr [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|pre_state.00001~q ),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[1]~17 .lut_mask = 16'hC000;
defparam \Sdram_Top_inst|sdram_addr[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[1]~20 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[1]~20_combout  = (\Sdram_Top_inst|sdram_addr[1]~18_combout ) # ((\Sdram_Top_inst|sdram_addr[1]~17_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [1] & \Sdram_Top_inst|sdram_addr[10]~19_combout )))

	.dataa(\Sdram_Top_inst|sdram_addr[1]~18_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [1]),
	.datac(\Sdram_Top_inst|sdram_addr[10]~19_combout ),
	.datad(\Sdram_Top_inst|sdram_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[1]~20 .lut_mask = 16'hFFEA;
defparam \Sdram_Top_inst|sdram_addr[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] & 
// \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[2]~21 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[2]~21_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [2])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [2] & 
// ((\Sdram_Top_inst|pre_state.01000~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [2]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [2]),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|pre_state.10000~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[2]~21 .lut_mask = 16'hCCA0;
defparam \Sdram_Top_inst|sdram_addr[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[2]~36 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[2]~36_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[2]~21_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[2]~21_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[2]~36 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & (((\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 .lut_mask = 16'hF888;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[3]~22 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[3]~22_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [3])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [3] & 
// (\Sdram_Top_inst|pre_state.01000~q )))

	.dataa(\Sdram_Top_inst|pre_state.10000~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [3]),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[3]~22 .lut_mask = 16'hEA40;
defparam \Sdram_Top_inst|sdram_addr[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[3]~37 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[3]~37_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[3]~22_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[3]~22_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[3]~37 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & 
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt [2])))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[4]~23 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[4]~23_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (\Sdram_Top_inst|pre_state.10000~q  & \Sdram_Top_inst|Sdram_Write_inst|wr_addr [4]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|pre_state.00001~q ),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [4]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[4]~23 .lut_mask = 16'hC000;
defparam \Sdram_Top_inst|sdram_addr[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[4]~24 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[4]~24_combout  = (\Sdram_Top_inst|sdram_addr[1]~18_combout ) # ((\Sdram_Top_inst|sdram_addr[4]~23_combout ) # ((\Sdram_Top_inst|sdram_addr[10]~19_combout  & \Sdram_Top_inst|Sdram_Read_inst|rd_addr [4])))

	.dataa(\Sdram_Top_inst|sdram_addr[10]~19_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [4]),
	.datac(\Sdram_Top_inst|sdram_addr[1]~18_combout ),
	.datad(\Sdram_Top_inst|sdram_addr[4]~23_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[4]~24 .lut_mask = 16'hFFF8;
defparam \Sdram_Top_inst|sdram_addr[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[5]~25 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[5]~25_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5] & (\Sdram_Top_inst|pre_state.10000~q  & \Sdram_Top_inst|pre_state.00001~q ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5]),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[5]~25 .lut_mask = 16'hC000;
defparam \Sdram_Top_inst|sdram_addr[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout  & ((!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 .lut_mask = 16'h50D8;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & (((\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 .lut_mask = 16'hF888;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[5]~26 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[5]~26_combout  = (\Sdram_Top_inst|sdram_addr[5]~25_combout ) # ((\Sdram_Top_inst|sdram_addr[1]~18_combout ) # ((\Sdram_Top_inst|sdram_addr[10]~19_combout  & \Sdram_Top_inst|Sdram_Read_inst|rd_addr [5])))

	.dataa(\Sdram_Top_inst|sdram_addr[10]~19_combout ),
	.datab(\Sdram_Top_inst|sdram_addr[5]~25_combout ),
	.datac(\Sdram_Top_inst|sdram_addr[1]~18_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [5]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[5]~26 .lut_mask = 16'hFEFC;
defparam \Sdram_Top_inst|sdram_addr[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & 
// \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q )))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N3
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[6]~27 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[6]~27_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [6])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|pre_state.01000~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr 
// [6])))

	.dataa(\Sdram_Top_inst|pre_state.01000~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [6]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [6]),
	.datad(\Sdram_Top_inst|pre_state.10000~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[6]~27 .lut_mask = 16'hF088;
defparam \Sdram_Top_inst|sdram_addr[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[6]~38 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[6]~38_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[6]~27_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[6]~27_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[6]~38 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout  = \Sdram_Top_inst|Sdram_Write_inst|Add3~9  $ (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~9 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~10 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Equal2~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 .lut_mask = 16'h7250;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] & 
// \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[7]~28 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[7]~28_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [7])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [7] & 
// ((\Sdram_Top_inst|pre_state.01000~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [7]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [7]),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|pre_state.10000~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[7]~28 .lut_mask = 16'hCCA0;
defparam \Sdram_Top_inst|sdram_addr[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[7]~39 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[7]~39_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[7]~28_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[7]~28_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[7]~39 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[8]~29 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[8]~29_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [8])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [8] & 
// (\Sdram_Top_inst|pre_state.01000~q )))

	.dataa(\Sdram_Top_inst|pre_state.10000~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [8]),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [8]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[8]~29 .lut_mask = 16'hEA40;
defparam \Sdram_Top_inst|sdram_addr[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[8]~40 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[8]~40_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[8]~29_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[8]~29_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[8]~40 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[9]~30 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[9]~30_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [9])) # (!\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|pre_state.01000~q  & \Sdram_Top_inst|Sdram_Read_inst|rd_addr 
// [9]))))

	.dataa(\Sdram_Top_inst|pre_state.10000~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [9]),
	.datac(\Sdram_Top_inst|pre_state.01000~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [9]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[9]~30 .lut_mask = 16'hD888;
defparam \Sdram_Top_inst|sdram_addr[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[9]~41 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[9]~41_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[9]~30_combout ))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[9]~30_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[9]~41 .lut_mask = 16'h0A00;
defparam \Sdram_Top_inst|sdram_addr[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[10]~32 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[10]~32_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (\Sdram_Top_inst|pre_state.00100~q )) # (!\Sdram_Top_inst|pre_state.00001~q  & (((!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]))))

	.dataa(\Sdram_Top_inst|pre_state.00100~q ),
	.datab(\Sdram_Top_inst|pre_state.00001~q ),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[10]~32 .lut_mask = 16'h8BBB;
defparam \Sdram_Top_inst|sdram_addr[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 .lut_mask = 16'hFAF0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[10]~31 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[10]~31_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [10] & \Sdram_Top_inst|pre_state.10000~q )))) # (!\Sdram_Top_inst|pre_state.00001~q  & 
// (!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [10]),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[10]~31 .lut_mask = 16'hC055;
defparam \Sdram_Top_inst|sdram_addr[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 .lut_mask = 16'hFCF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[10]~33 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[10]~33_combout  = (\Sdram_Top_inst|sdram_addr[10]~32_combout ) # ((\Sdram_Top_inst|sdram_addr[10]~31_combout ) # ((\Sdram_Top_inst|sdram_addr[10]~19_combout  & \Sdram_Top_inst|Sdram_Read_inst|rd_addr [10])))

	.dataa(\Sdram_Top_inst|sdram_addr[10]~19_combout ),
	.datab(\Sdram_Top_inst|sdram_addr[10]~32_combout ),
	.datac(\Sdram_Top_inst|sdram_addr[10]~31_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [10]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[10]~33 .lut_mask = 16'hFEFC;
defparam \Sdram_Top_inst|sdram_addr[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout  = \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31  $ (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 .lut_mask = 16'hF00F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [11] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout  = \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31  $ (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 .lut_mask = 16'hF00F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneiv_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [11] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[11]~34 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[11]~34_combout  = (\Sdram_Top_inst|pre_state.10000~q  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [11])))) # (!\Sdram_Top_inst|pre_state.10000~q  & (\Sdram_Top_inst|pre_state.01000~q  & 
// ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [11]))))

	.dataa(\Sdram_Top_inst|pre_state.01000~q ),
	.datab(\Sdram_Top_inst|pre_state.10000~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [11]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [11]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11]~34 .lut_mask = 16'hE2C0;
defparam \Sdram_Top_inst|sdram_addr[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiv_lcell_comb \Sdram_Top_inst|sdram_addr[11]~42 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[11]~42_combout  = (\Sdram_Top_inst|pre_state.00001~q  & (!\Sdram_Top_inst|pre_state.00100~q  & \Sdram_Top_inst|sdram_addr[11]~34_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|pre_state.00001~q ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|sdram_addr[11]~34_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11]~42 .lut_mask = 16'h0C00;
defparam \Sdram_Top_inst|sdram_addr[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \sdram_data[8]~input (
	.i(sdram_data[8]),
	.ibar(gnd),
	.o(\sdram_data[8]~input_o ));
// synopsys translate_off
defparam \sdram_data[8]~input .bus_hold = "false";
defparam \sdram_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiv_io_ibuf \sdram_data[9]~input (
	.i(sdram_data[9]),
	.ibar(gnd),
	.o(\sdram_data[9]~input_o ));
// synopsys translate_off
defparam \sdram_data[9]~input .bus_hold = "false";
defparam \sdram_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiv_io_ibuf \sdram_data[10]~input (
	.i(sdram_data[10]),
	.ibar(gnd),
	.o(\sdram_data[10]~input_o ));
// synopsys translate_off
defparam \sdram_data[10]~input .bus_hold = "false";
defparam \sdram_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiv_io_ibuf \sdram_data[11]~input (
	.i(sdram_data[11]),
	.ibar(gnd),
	.o(\sdram_data[11]~input_o ));
// synopsys translate_off
defparam \sdram_data[11]~input .bus_hold = "false";
defparam \sdram_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiv_io_ibuf \sdram_data[12]~input (
	.i(sdram_data[12]),
	.ibar(gnd),
	.o(\sdram_data[12]~input_o ));
// synopsys translate_off
defparam \sdram_data[12]~input .bus_hold = "false";
defparam \sdram_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \sdram_data[13]~input (
	.i(sdram_data[13]),
	.ibar(gnd),
	.o(\sdram_data[13]~input_o ));
// synopsys translate_off
defparam \sdram_data[13]~input .bus_hold = "false";
defparam \sdram_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneiv_io_ibuf \sdram_data[14]~input (
	.i(sdram_data[14]),
	.ibar(gnd),
	.o(\sdram_data[14]~input_o ));
// synopsys translate_off
defparam \sdram_data[14]~input .bus_hold = "false";
defparam \sdram_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \sdram_data[15]~input (
	.i(sdram_data[15]),
	.ibar(gnd),
	.o(\sdram_data[15]~input_o ));
// synopsys translate_off
defparam \sdram_data[15]~input .bus_hold = "false";
defparam \sdram_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign rs232_tx = \rs232_tx~output_o ;

assign sdram_clk = \sdram_clk~output_o ;

assign sdram_cke = \sdram_cke~output_o ;

assign sdram_cs_n = \sdram_cs_n~output_o ;

assign sdram_ras_n = \sdram_ras_n~output_o ;

assign sdram_cas_n = \sdram_cas_n~output_o ;

assign sdram_we_n = \sdram_we_n~output_o ;

assign sdram_bank[0] = \sdram_bank[0]~output_o ;

assign sdram_bank[1] = \sdram_bank[1]~output_o ;

assign sdram_addr[0] = \sdram_addr[0]~output_o ;

assign sdram_addr[1] = \sdram_addr[1]~output_o ;

assign sdram_addr[2] = \sdram_addr[2]~output_o ;

assign sdram_addr[3] = \sdram_addr[3]~output_o ;

assign sdram_addr[4] = \sdram_addr[4]~output_o ;

assign sdram_addr[5] = \sdram_addr[5]~output_o ;

assign sdram_addr[6] = \sdram_addr[6]~output_o ;

assign sdram_addr[7] = \sdram_addr[7]~output_o ;

assign sdram_addr[8] = \sdram_addr[8]~output_o ;

assign sdram_addr[9] = \sdram_addr[9]~output_o ;

assign sdram_addr[10] = \sdram_addr[10]~output_o ;

assign sdram_addr[11] = \sdram_addr[11]~output_o ;

assign sdram_dqm[0] = \sdram_dqm[0]~output_o ;

assign sdram_dqm[1] = \sdram_dqm[1]~output_o ;

assign sdram_data[0] = \sdram_data[0]~output_o ;

assign sdram_data[1] = \sdram_data[1]~output_o ;

assign sdram_data[2] = \sdram_data[2]~output_o ;

assign sdram_data[3] = \sdram_data[3]~output_o ;

assign sdram_data[4] = \sdram_data[4]~output_o ;

assign sdram_data[5] = \sdram_data[5]~output_o ;

assign sdram_data[6] = \sdram_data[6]~output_o ;

assign sdram_data[7] = \sdram_data[7]~output_o ;

assign sdram_data[8] = \sdram_data[8]~output_o ;

assign sdram_data[9] = \sdram_data[9]~output_o ;

assign sdram_data[10] = \sdram_data[10]~output_o ;

assign sdram_data[11] = \sdram_data[11]~output_o ;

assign sdram_data[12] = \sdram_data[12]~output_o ;

assign sdram_data[13] = \sdram_data[13]~output_o ;

assign sdram_data[14] = \sdram_data[14]~output_o ;

assign sdram_data[15] = \sdram_data[15]~output_o ;

endmodule
