// Seed: 1628800866
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2
);
  logic id_4;
  ;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    output tri0 id_8
);
  logic id_10;
  assign (supply1, highz0) id_8 = id_0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_0.id_2 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule : SymbolIdentifier
