v 20130925 2
C 41700 42900 1 0 0 AD5310.sym
{
T 43500 45100 5 10 1 1 0 6 1
refdes=U1
T 42100 45300 5 10 0 0 0 0 1
device=AD5310BRMZ
T 42100 45500 5 10 0 0 0 0 1
footprint=MSOP8
}
C 34900 44500 1 0 1 header3-1.sym
{
T 33900 45150 5 10 0 0 0 6 1
device=HEADER3
T 34500 45800 5 10 1 1 0 6 1
refdes=J1
T 34200 44200 5 10 1 1 0 0 1
footprint=PWL3
}
C 37500 44200 1 0 0 ADP3330.sym
{
T 39300 46000 5 10 1 1 0 6 1
refdes=U2
T 37900 46200 5 10 0 0 0 0 1
device=ADP3330ARTZ
T 37900 46400 5 10 0 0 0 0 1
footprint=SOT26
}
C 37500 40900 1 0 0 TPS7A4901.sym
{
T 39300 43400 5 10 1 1 0 6 1
refdes=U3
T 37900 43600 5 10 0 0 0 0 1
device=TPS7A4901DGN
T 37900 43800 5 10 0 0 0 0 1
footprint=MSOP8_EP
}
C 35500 44600 1 90 0 agnd.sym
C 44400 43300 1 90 0 agnd.sym
C 38500 40700 1 0 0 agnd.sym
C 37000 44800 1 270 0 agnd.sym
C 37000 41800 1 270 0 agnd.sym
C 50300 41400 1 0 0 header10-2.sym
{
T 50300 43400 5 10 0 1 0 0 1
device=HEADER10
T 50900 43500 5 10 1 1 0 0 1
refdes=J2
}
C 50000 44200 1 0 0 LMC7101.sym
{
T 50700 45000 5 10 0 0 0 0 1
device=LMC7101BIM5
T 50700 44900 5 10 1 1 0 0 1
refdes=U4
T 50700 45600 5 10 0 0 0 0 1
symversion=0.1
T 50695 45795 5 10 0 0 0 0 1
footprint=SOT25_12345
}
C 45000 44200 1 0 0 AD8666_1.sym
{
T 45700 45000 5 10 0 0 0 0 1
device=AD8666ARZ
T 45700 44900 5 10 1 1 0 0 1
refdes=U5
T 45700 45600 5 10 0 0 0 0 1
symversion=0.1
T 45695 45795 5 10 0 0 0 0 1
footprint=SO8
}
C 47700 44100 1 0 0 AD8666_2.sym
{
T 48400 44900 5 10 0 0 0 0 1
device=AD8666ARZ
T 48400 44800 5 10 1 1 0 0 1
refdes=U6
T 48400 45500 5 10 0 0 0 0 1
symversion=0.1
T 48395 45695 5 10 0 0 0 0 1
footprint=SO8
}
C 52300 43100 1 90 0 agnd.sym
N 52000 43200 51700 43200 4
C 52000 41900 1 0 0 output-1.sym
{
T 52100 42200 5 10 0 0 0 0 1
device=OUTPUT
T 52000 41900 5 10 0 0 0 0 1
net=SPI_MOSI:1
T 52900 41900 5 10 1 1 0 0 1
value=SPI_MOSI
}
C 49200 42100 1 180 1 input-1.sym
{
T 49200 41800 5 10 0 0 180 6 1
device=INPUT
T 49200 42100 5 10 0 0 180 6 1
net=SPI_MISO:1
T 49100 41900 5 10 1 1 0 6 1
value=SPI_MISO
}
N 50000 42000 50300 42000 4
N 52000 42000 51700 42000 4
C 50000 41500 1 0 1 output-1.sym
{
T 49900 41800 5 10 0 0 0 6 1
device=OUTPUT
T 50000 41500 5 10 0 0 0 6 1
net=SPI_CLK:1
T 49100 41500 5 10 1 1 0 6 1
value=SPI_CLK
}
N 50000 41600 50300 41600 4
C 52000 41500 1 0 0 output-1.sym
{
T 52100 41800 5 10 0 0 0 0 1
device=OUTPUT
T 52000 41500 5 10 0 0 0 0 1
net=SPI_CS:1
T 52900 41500 5 10 1 1 0 0 1
value=SPI_CS
}
N 52000 41600 51700 41600 4
N 44100 43400 43800 43400 4
N 37300 41700 37600 41700 4
N 35200 44700 34900 44700 4
N 37300 44700 37600 44700 4
N 34900 45500 37600 45500 4
C 36100 45000 1 270 0 capacitor-1.sym
{
T 36800 44800 5 10 0 0 270 0 1
device=CAPACITOR
T 37000 44800 5 10 0 0 270 0 1
symversion=0.1
T 36100 45000 5 10 0 1 180 0 1
footprint=0603
T 36400 44700 5 10 1 1 0 0 1
refdes=C1
T 36400 44400 5 10 1 1 180 6 1
value=0.47u
}
N 37600 45100 36300 45100 4
N 36300 45000 36300 45500 4
C 36200 43700 1 0 0 agnd.sym
N 36300 44000 36300 44100 4
N 37600 42900 36300 42900 4
N 35600 45100 34900 45100 4
N 37600 42500 36300 42500 4
N 36300 42500 36300 43200 4
C 35400 43000 1 270 0 capacitor-1.sym
{
T 36100 42800 5 10 0 0 270 0 1
device=CAPACITOR
T 36300 42800 5 10 0 0 270 0 1
symversion=0.1
T 35400 43000 5 10 0 1 180 0 1
footprint=0603
T 35700 42700 5 10 1 1 0 0 1
refdes=C2
T 35700 42400 5 10 1 1 180 6 1
value=0.47u
}
N 36300 43200 35600 43200 4
N 35600 43000 35600 45100 4
N 37600 42100 35600 42100 4
C 53000 44400 1 0 1 con_SMA.sym
{
T 53000 44750 5 10 1 1 0 6 1
refdes=SMA1
}
C 52800 43900 1 0 0 agnd.sym
N 52900 44200 52900 44400 4
