git clone --depth 1 --no-tags https://github.com/PraveenW/Bits.git f:/verilog_sva_gh_scraper/data/full_repos/181745509
git clone --depth 1 --no-tags https://github.com/honorpeter/DNNWeaver-2.git f:/verilog_sva_gh_scraper/data/full_repos/179802355
git clone --depth 1 --no-tags https://github.com/ghminaei/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/179501744
git clone --depth 1 --no-tags https://github.com/YasmeenElnaggar/PCI-bus-Protocol-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/183690450
git clone --depth 1 --no-tags https://github.com/GustavoRuedaEnriquez/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/183691033
git clone --depth 1 --no-tags https://github.com/maxnatchanon/basys3-pong.git f:/verilog_sva_gh_scraper/data/full_repos/181720207
git clone --depth 1 --no-tags https://github.com/csz5024/5StagePipelinedMIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/181787968
git clone --depth 1 --no-tags https://github.com/iamch15542/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/183470627
git clone --depth 1 --no-tags https://github.com/Howeng98/TrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/184531958
git clone --depth 1 --no-tags https://github.com/cromagnonninja/Verilog-EDID.git f:/verilog_sva_gh_scraper/data/full_repos/183573144
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab3_starter.git f:/verilog_sva_gh_scraper/data/full_repos/184012584
git clone --depth 1 --no-tags https://github.com/liuaoqi/SimonSaysProject.git f:/verilog_sva_gh_scraper/data/full_repos/179587577
git clone --depth 1 --no-tags https://github.com/qulu622/Big_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/179837617
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-pwgardipee.git f:/verilog_sva_gh_scraper/data/full_repos/182568662
git clone --depth 1 --no-tags https://github.com/WDDcat/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/182092725
git clone --depth 1 --no-tags https://github.com/vzaicev/rangefinder.git f:/verilog_sva_gh_scraper/data/full_repos/181667445
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/182121353
git clone --depth 1 --no-tags https://github.com/frenow/FPGA_miner.git f:/verilog_sva_gh_scraper/data/full_repos/184634858
git clone --depth 1 --no-tags https://github.com/Michael-J-K94/Reconfig_SDFA.git f:/verilog_sva_gh_scraper/data/full_repos/184980568
git clone --depth 1 --no-tags https://github.com/martinmuenster/350final.git f:/verilog_sva_gh_scraper/data/full_repos/179378395
git clone --depth 1 --no-tags https://github.com/benjesuis/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/179381989
git clone --depth 1 --no-tags https://github.com/weikleda/cs456lab6UART.git f:/verilog_sva_gh_scraper/data/full_repos/180424256
git clone --depth 1 --no-tags https://github.com/a-thousand-projects/CPUMk1.git f:/verilog_sva_gh_scraper/data/full_repos/179478168
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_cache_controller.git f:/verilog_sva_gh_scraper/data/full_repos/181553095
git clone --depth 1 --no-tags https://github.com/JacobSiau/MPA_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/182500719
git clone --depth 1 --no-tags https://github.com/gkalmar/led-matrix-104x16.git f:/verilog_sva_gh_scraper/data/full_repos/183092987
git clone --depth 1 --no-tags https://github.com/BradKreager/pipelinedMIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/182573399
git clone --depth 1 --no-tags https://github.com/HateHanzo/counter8.git f:/verilog_sva_gh_scraper/data/full_repos/179183651
git clone --depth 1 --no-tags https://github.com/kaousheik/EE2001-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/180107314
git clone --depth 1 --no-tags https://github.com/ZjGaothu/THU_Course.git f:/verilog_sva_gh_scraper/data/full_repos/183012333
git clone --depth 1 --no-tags https://github.com/tenglin2/MIPS_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/183051922
git clone --depth 1 --no-tags https://github.com/vul3hl3y7/Computer-organization_1.git f:/verilog_sva_gh_scraper/data/full_repos/183055071
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/181559534
git clone --depth 1 --no-tags https://github.com/RedFantom/practice-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/181658840
git clone --depth 1 --no-tags https://github.com/xormik/ozonecpu.git f:/verilog_sva_gh_scraper/data/full_repos/182007290
git clone --depth 1 --no-tags https://github.com/fragwuerdig/verilogcpu.git f:/verilog_sva_gh_scraper/data/full_repos/183484641
git clone --depth 1 --no-tags https://github.com/ChandulaNethmal/UART-communication-Link-on-a-FPGA-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/183716107
git clone --depth 1 --no-tags https://github.com/gongfna/pcie_virtex5.git f:/verilog_sva_gh_scraper/data/full_repos/183213295
git clone --depth 1 --no-tags https://github.com/NealWalker/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/184019827
git clone --depth 1 --no-tags https://github.com/JonathanKing01/701.git f:/verilog_sva_gh_scraper/data/full_repos/183505346
git clone --depth 1 --no-tags https://github.com/samihar/WATTVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/183503752
git clone --depth 1 --no-tags https://github.com/DarkC343/verilog-sdram-spram-synchronous-read-write.git f:/verilog_sva_gh_scraper/data/full_repos/183818207
git clone --depth 1 --no-tags https://github.com/bschwant/E210_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/183646454
git clone --depth 1 --no-tags https://github.com/jojartbence/logterv_hf.git f:/verilog_sva_gh_scraper/data/full_repos/184798487
git clone --depth 1 --no-tags https://github.com/dretay/disp_hex_mux.git f:/verilog_sva_gh_scraper/data/full_repos/184352356
git clone --depth 1 --no-tags https://github.com/william6849/8bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/185220879
git clone --depth 1 --no-tags https://github.com/ImjustWritingCode/Logical-Design-Lab-2-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/185202275
git clone --depth 1 --no-tags https://github.com/VectorLe/mips-r-type-processor.git f:/verilog_sva_gh_scraper/data/full_repos/184483962
git clone --depth 1 --no-tags https://github.com/LWSen/multithreading.git f:/verilog_sva_gh_scraper/data/full_repos/180359573
git clone --depth 1 --no-tags https://github.com/marmot0814/Computer-Organization-2019-Spring.git f:/verilog_sva_gh_scraper/data/full_repos/180485722
git clone --depth 1 --no-tags https://github.com/wlf1998/RISC-V-.git f:/verilog_sva_gh_scraper/data/full_repos/181004078
git clone --depth 1 --no-tags https://github.com/colinshane/Hardware-Accelerated-SNN.git f:/verilog_sva_gh_scraper/data/full_repos/180812920
git clone --depth 1 --no-tags https://github.com/nixczhou/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/180347819
git clone --depth 1 --no-tags https://github.com/PoSoChen/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/180292931
git clone --depth 1 --no-tags https://github.com/Sobuto/HDMI-Passthrough.git f:/verilog_sva_gh_scraper/data/full_repos/179417916
git clone --depth 1 --no-tags https://github.com/ericliu7/CSCB58Project.git f:/verilog_sva_gh_scraper/data/full_repos/179564009
git clone --depth 1 --no-tags https://github.com/cumtyyx/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/179457445
git clone --depth 1 --no-tags https://github.com/fpozzana/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/181328859
git clone --depth 1 --no-tags https://github.com/gabrielfirmo/codigos.git f:/verilog_sva_gh_scraper/data/full_repos/180721101
git clone --depth 1 --no-tags https://github.com/oOIFOo/2017-fall-Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/181452645
git clone --depth 1 --no-tags https://github.com/mathild7/common_libs.git f:/verilog_sva_gh_scraper/data/full_repos/179211217
git clone --depth 1 --no-tags https://github.com/4Y4N4/ice.git f:/verilog_sva_gh_scraper/data/full_repos/179227721
git clone --depth 1 --no-tags https://github.com/Vithursan-Thiruvarooran/snake.git f:/verilog_sva_gh_scraper/data/full_repos/179616309
git clone --depth 1 --no-tags https://github.com/axayjha/mul_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/180027227
git clone --depth 1 --no-tags https://github.com/keji300/Anti_aliasing_filter.git f:/verilog_sva_gh_scraper/data/full_repos/183340018
git clone --depth 1 --no-tags https://github.com/shayan-taheri/Master_Hardware_Security.git f:/verilog_sva_gh_scraper/data/full_repos/183664323
git clone --depth 1 --no-tags https://github.com/COAOY/MIPSIntegrate_beta.git f:/verilog_sva_gh_scraper/data/full_repos/183744764
git clone --depth 1 --no-tags https://github.com/brendancheng20/final-project.git f:/verilog_sva_gh_scraper/data/full_repos/181775396
git clone --depth 1 --no-tags https://github.com/MennaEhab/Pipelined_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/181949935
git clone --depth 1 --no-tags https://github.com/Painkhw/HandWritten-Rcognition.git f:/verilog_sva_gh_scraper/data/full_repos/182045922
git clone --depth 1 --no-tags https://github.com/lihaokang/riscv_pulpino.git f:/verilog_sva_gh_scraper/data/full_repos/180330638
git clone --depth 1 --no-tags https://github.com/mawenhan/sdram.git f:/verilog_sva_gh_scraper/data/full_repos/180508600
git clone --depth 1 --no-tags https://github.com/JarvisXX/modelsim_min_or1200.git f:/verilog_sva_gh_scraper/data/full_repos/181163008
git clone --depth 1 --no-tags https://github.com/athmahi/Virtual-Maze-solving-bot.git f:/verilog_sva_gh_scraper/data/full_repos/181128101
git clone --depth 1 --no-tags https://github.com/KNownManiac1/CompArchProject-1.git f:/verilog_sva_gh_scraper/data/full_repos/180974579
git clone --depth 1 --no-tags https://github.com/SteliosPapoutsakis/microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/181060183
git clone --depth 1 --no-tags https://github.com/Rebecasarai/multiplier_system.git f:/verilog_sva_gh_scraper/data/full_repos/180890076
git clone --depth 1 --no-tags https://github.com/My-School-Projects/CSC-137-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/180649101
git clone --depth 1 --no-tags https://github.com/LiUshin/TTTproject-for-CSCB58.git f:/verilog_sva_gh_scraper/data/full_repos/180658398
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab2-wasiffahim98.git f:/verilog_sva_gh_scraper/data/full_repos/181986845
git clone --depth 1 --no-tags https://github.com/shengshengqi/OS.git f:/verilog_sva_gh_scraper/data/full_repos/183878806
git clone --depth 1 --no-tags https://github.com/SonHuuNguyen/SNEVA01.git f:/verilog_sva_gh_scraper/data/full_repos/183415793
git clone --depth 1 --no-tags https://github.com/vinavpatel/vedicmultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/184010729
git clone --depth 1 --no-tags https://github.com/SSODelta/Watt.git f:/verilog_sva_gh_scraper/data/full_repos/184038481
git clone --depth 1 --no-tags https://github.com/qinguangjun/Thales-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/185286830
git clone --depth 1 --no-tags https://github.com/zebramints/lgraph_verilog_files.git f:/verilog_sva_gh_scraper/data/full_repos/182153956
git clone --depth 1 --no-tags https://github.com/X-Tan4/DDS_Sin.git f:/verilog_sva_gh_scraper/data/full_repos/182219266
git clone --depth 1 --no-tags https://github.com/gabrielms98/Preditor1bit.git f:/verilog_sva_gh_scraper/data/full_repos/182885969
git clone --depth 1 --no-tags https://github.com/akaidecember/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/180410051
git clone --depth 1 --no-tags https://github.com/thakkarV/MyRiskyCore.git f:/verilog_sva_gh_scraper/data/full_repos/179386959
git clone --depth 1 --no-tags https://github.com/Fabian-Schmidt/PlaygroundFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/179438757
git clone --depth 1 --no-tags https://github.com/SparKKKKK/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/179808383
git clone --depth 1 --no-tags https://github.com/onendless/SensorHub.git f:/verilog_sva_gh_scraper/data/full_repos/180094153
git clone --depth 1 --no-tags https://github.com/abhvajpayee/test.git f:/verilog_sva_gh_scraper/data/full_repos/179184745
git clone --depth 1 --no-tags https://github.com/carbapenam/ece385_final.git f:/verilog_sva_gh_scraper/data/full_repos/182612963
git clone --depth 1 --no-tags https://github.com/murnat98/FPGA-game.git f:/verilog_sva_gh_scraper/data/full_repos/182855926
git clone --depth 1 --no-tags https://github.com/ThGkasios/RTL_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/182049256
git clone --depth 1 --no-tags https://github.com/multiplemonomials/verilog-pov-clock.git f:/verilog_sva_gh_scraper/data/full_repos/181618655
git clone --depth 1 --no-tags https://github.com/JeremyLogics/FPGA_and_Me.git f:/verilog_sva_gh_scraper/data/full_repos/183518754
git clone --depth 1 --no-tags https://github.com/havish99/EE5811-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/183501911
