<stg><name>Square_root</name>


<trans_list>

<trans id="534" from="1" to="2">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="2" to="3">
<condition id="187">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="2" to="6">
<condition id="194">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="3" to="4">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="4" to="5">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="5" to="2">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="6" to="7">
<condition id="196">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="6" to="42">
<condition id="195">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="7" to="8">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="8" to="9">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="9" to="10">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="10" to="11">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="11" to="12">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="12" to="13">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="13" to="14">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="14" to="15">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="15" to="16">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="16" to="17">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="17" to="18">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="18" to="19">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="19" to="20">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="20" to="21">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="21" to="22">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="22" to="23">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="23" to="24">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="24" to="25">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="25" to="26">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="26" to="27">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="27" to="28">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="28" to="29">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="29" to="30">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="30" to="31">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="31" to="32">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="32" to="33">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="33" to="34">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="34" to="35">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="35" to="36">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="36" to="37">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="37" to="38">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="38" to="39">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="39" to="40">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="40" to="41">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="41" to="6">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="42" to="43">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="43" to="44">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="44" to="45">
<condition id="237">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="44" to="47">
<condition id="246">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="45" to="46">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="46" to="48">
<condition id="241">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="46" to="46">
<condition id="243">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="47" to="46">
<condition id="247">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="47" to="47">
<condition id="249">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="48" to="49">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="49" to="50">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="50" to="51">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="51" to="52">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="52" to="53">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="53" to="54">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="54" to="55">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="55" to="56">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="56" to="57">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="57" to="58">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="58" to="59">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="59" to="60">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="60" to="61">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="61" to="62">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="62" to="63">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="63" to="64">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="64" to="65">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="65" to="66">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="66" to="67">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="67" to="68">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="68" to="69">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="69" to="70">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="70" to="71">
<condition id="276">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="70" to="115">
<condition id="275">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="71" to="72">
<condition id="279">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="71" to="110">
<condition id="278">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="72" to="73">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="73" to="74">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="74" to="75">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="75" to="76">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="76" to="77">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="77" to="78">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="78" to="79">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="79" to="80">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="80" to="81">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="81" to="82">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="82" to="83">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="83" to="84">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="84" to="85">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="85" to="86">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="86" to="87">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="87" to="88">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="88" to="89">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="89" to="90">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="90" to="91">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="91" to="92">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="92" to="93">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="93" to="94">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="94" to="95">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="95" to="96">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="96" to="97">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="97" to="98">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="98" to="99">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="99" to="100">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="100" to="101">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="101" to="102">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="102" to="103">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="103" to="104">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="104" to="105">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="105" to="106">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="106" to="107">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="107" to="108">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="108" to="109">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="109" to="70">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="110" to="111">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="111" to="112">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="112" to="113">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="113" to="114">
<condition id="322">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="113" to="109">
<condition id="325">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="114" to="109">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="115" to="116">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="116" to="117">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="117" to="118">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="118" to="119">
<condition id="333">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="119" to="120">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="120" to="121">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="121" to="122">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="122" to="123">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="123" to="124">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="124" to="125">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="125" to="126">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="126" to="127">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="127" to="118">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %num) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %ans) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Square_root_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="64">
<![CDATA[
:3  %remy = alloca [20 x i32], align 16

]]></node>
<StgValue><ssdm name="remy"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
:4  %h = alloca [100 x i8], align 16

]]></node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %n = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %num) nounwind

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %n1 = phi i32 [ %n, %0 ], [ %n_1, %2 ]

]]></node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %len2 = phi i32 [ 0, %0 ], [ %len, %2 ]

]]></node>
<StgValue><ssdm name="len2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp eq i32 %n1, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %len = add nsw i32 %len2, 1

]]></node>
<StgValue><ssdm name="len"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="65" op_0_bw="32">
<![CDATA[
:0  %sext_cast = sext i32 %n1 to i65

]]></node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul = mul i65 %sext_cast, 6871947674

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_32 = trunc i32 %len2 to i1

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="145" st_id="3" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul = mul i65 %sext_cast, 6871947674

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul = mul i65 %sext_cast, 6871947674

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_49 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:2  %neg_mul = sub i65 0, %mul

]]></node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_44 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="29">
<![CDATA[
:5  %tmp_34 = sext i29 %tmp_44 to i32

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="29">
<![CDATA[
:7  %tmp_35 = sext i29 %tmp_49 to i32

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_45 = select i1 %tmp_36, i32 %tmp_34, i32 %tmp_35

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %neg_ti = sub i32 0, %tmp_45

]]></node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %n_1 = select i1 %tmp_36, i32 %neg_ti, i32 %tmp_35

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %tmp_s = phi i32 [ %tmp_22, %3 ], [ %n, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %len1 = phi i32 [ %len2_1, %3 ], [ %len2, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="len1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_11 = icmp eq i32 %tmp_s, 0

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_11, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="6" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="65" op_0_bw="32">
<![CDATA[
:8  %sext5_cast = sext i32 %tmp_s to i65

]]></node>
<StgValue><ssdm name="sext5_cast"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:9  %mul6 = mul i65 6871947674, %sext5_cast

]]></node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_s, i32 31)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_12 = sext i32 %len2 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %h_addr = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2  store i8 48, i8* %h_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_14 = sext i32 %len to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %h_addr_1 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="h_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 48, i8* %h_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:9  %mul6 = mul i65 6871947674, %sext5_cast

]]></node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:9  %mul6 = mul i65 6871947674, %sext5_cast

]]></node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_67 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul6, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="175" st_id="9" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:10  %neg_mul7 = sub i65 0, %mul6

]]></node>
<StgValue><ssdm name="neg_mul7"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_66 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul7, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="29">
<![CDATA[
:13  %tmp_52 = sext i29 %tmp_66 to i32

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="29">
<![CDATA[
:15  %tmp_59 = sext i29 %tmp_67 to i32

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %tmp_60 = select i1 %tmp_65, i32 %tmp_52, i32 %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %neg_ti1 = sub i32 0, %tmp_60

]]></node>
<StgValue><ssdm name="neg_ti1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_22 = select i1 %tmp_65, i32 %neg_ti1, i32 %tmp_59

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_auto.i32P(i32* %num, i32 %tmp_22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="185" st_id="11" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="190" st_id="16" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="195" st_id="21" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="197" st_id="23" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="198" st_id="24" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="199" st_id="25" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="203" st_id="29" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="205" st_id="31" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="206" st_id="32" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="207" st_id="33" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="208" st_id="34" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="209" st_id="35" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="210" st_id="36" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="211" st_id="37" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="212" st_id="38" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="213" st_id="39" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="214" st_id="40" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="215" st_id="41" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = srem i32 %tmp_s, 10

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6">
<![CDATA[
:1  %tmp_64 = trunc i32 %tmp_19 to i6

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="217" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_20 = add i6 -16, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="218" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="6">
<![CDATA[
:3  %tmp_23_cast = zext i6 %tmp_20 to i8

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="219" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %len2_1 = add nsw i32 -1, %len1

]]></node>
<StgValue><ssdm name="len2_1"/></StgValue>
</operation>

<operation id="220" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_21 = sext i32 %len2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="221" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %h_addr_4 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="h_addr_4"/></StgValue>
</operation>

<operation id="222" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %tmp_23_cast, i8* %h_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="224" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_15 = add nsw i32 %len2, 2

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="225" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_16 = sext i32 %tmp_15 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %h_addr_2 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="h_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 48, i8* %h_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_17 = add nsw i32 %len2, 3

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_18 = sext i32 %tmp_17 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %h_addr_3 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="h_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 48, i8* %h_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="232" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %h_addr_5 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 0

]]></node>
<StgValue><ssdm name="h_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="7">
<![CDATA[
:15  %h_load = load i8* %h_addr_5, align 16

]]></node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="234" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="7">
<![CDATA[
:15  %h_load = load i8* %h_addr_5, align 16

]]></node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="235" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_32, label %10, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %h_addr_6 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 1

]]></node>
<StgValue><ssdm name="h_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="7">
<![CDATA[
:5  %h_load_1 = load i8* %h_addr_6, align 1

]]></node>
<StgValue><ssdm name="h_load_1"/></StgValue>
</operation>

<operation id="238" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="9" op_0_bw="8">
<![CDATA[
:0  %tmp_30_cast = sext i8 %h_load to i9

]]></node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="239" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %temp_1 = add i9 %tmp_30_cast, -48

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="240" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="12" op_0_bw="9">
<![CDATA[
:2  %temp_1_cast = sext i9 %temp_1 to i12

]]></node>
<StgValue><ssdm name="temp_1_cast"/></StgValue>
</operation>

<operation id="241" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="242" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:0  %p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %h_load, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="243" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_shl_cast = sext i11 %p_shl to i12

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="244" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:2  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %h_load, i1 false)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="245" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="12" op_0_bw="9">
<![CDATA[
:3  %p_shl6_cast = sext i9 %p_shl6 to i12

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="246" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="7">
<![CDATA[
:5  %h_load_1 = load i8* %h_addr_6, align 1

]]></node>
<StgValue><ssdm name="h_load_1"/></StgValue>
</operation>

<operation id="247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_28_cast = sext i8 %h_load_1 to i11

]]></node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="248" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp2 = add i12 %p_shl_cast, %p_shl6_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp3 = add i11 %tmp_28_cast, -528

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="12" op_0_bw="11">
<![CDATA[
:9  %tmp3_cast = sext i11 %tmp3 to i12

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %temp = add i12 %tmp2, %tmp3_cast

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="253" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %a = phi i4 [ 0, %5 ], [ %a_2, %9 ]

]]></node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="254" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %a_2 = phi i4 [ 1, %5 ], [ %i, %9 ]

]]></node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="255" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="4">
<![CDATA[
:2  %a_2_cast17_cast = zext i4 %a_2 to i8

]]></node>
<StgValue><ssdm name="a_2_cast17_cast"/></StgValue>
</operation>

<operation id="256" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_24 = icmp ult i4 %a_2, -6

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 9, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="258" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_24, label %7, label %.loopexit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_27 = mul i8 %a_2_cast17_cast, %a_2_cast17_cast

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="12" op_0_bw="8">
<![CDATA[
:1  %tmp_33_cast = zext i8 %tmp_27 to i12

]]></node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="261" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_28 = icmp sgt i12 %tmp_33_cast, %temp

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_28, label %8, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i = add i4 %a_2, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %a_1 = add i4 %a_2, -1

]]></node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit2:0  %k = phi i2 [ -1, %8 ], [ -2, %13 ], [ -2, %11 ], [ -1, %6 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32">
<![CDATA[
.loopexit2:4  %a_4 = alloca i32

]]></node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32">
<![CDATA[
.loopexit2:5  %remainder_4 = alloca i32

]]></node>
<StgValue><ssdm name="remainder_4"/></StgValue>
</operation>

<operation id="270" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32">
<![CDATA[
.loopexit2:6  %k_1 = alloca i32

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32">
<![CDATA[
.loopexit2:7  %t = alloca i32

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="3" op_0_bw="2">
<![CDATA[
.loopexit2:8  %k_cast = zext i2 %k to i3

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit2:32  %tmp_30 = add i2 %k, -1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="2">
<![CDATA[
.loopexit2:33  %tmp_31 = zext i2 %tmp_30 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:34  %h_addr_7 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="h_addr_7"/></StgValue>
</operation>

<operation id="276" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="7">
<![CDATA[
.loopexit2:35  %h_load_2 = load i8* %h_addr_7, align 1

]]></node>
<StgValue><ssdm name="h_load_2"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit2:66  %k_2 = add i3 %k_cast, 1

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="3">
<![CDATA[
.loopexit2:67  %k_2_cast = zext i3 %k_2 to i32

]]></node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:70  store i32 2, i32* %t

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:71  store i32 %k_2_cast, i32* %k_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 1, %10 ], [ %i_3, %14 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="282" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="3">
<![CDATA[
:1  %i_1_cast16_cast = zext i3 %i_1 to i6

]]></node>
<StgValue><ssdm name="i_1_cast16_cast"/></StgValue>
</operation>

<operation id="283" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_23 = icmp ult i3 %i_1, -3

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_23, label %12, label %.loopexit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_25 = mul i6 %i_1_cast16_cast, %i_1_cast16_cast

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="9" op_0_bw="6">
<![CDATA[
:1  %tmp_35_cast = zext i6 %tmp_25 to i9

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_26 = icmp sgt i9 %tmp_35_cast, %temp_1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_26, label %13, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %i_3 = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %a_5 = add i3 %i_1, -1

]]></node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="4" op_0_bw="3">
<![CDATA[
:1  %a_5_cast = zext i3 %a_5 to i4

]]></node>
<StgValue><ssdm name="a_5_cast"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="295" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit2:1  %a_3 = phi i4 [ %a_1, %8 ], [ %a_5_cast, %13 ], [ 0, %11 ], [ %a, %6 ]

]]></node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="296" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.loopexit2:2  %temp2 = phi i12 [ %temp, %8 ], [ %temp_1_cast, %13 ], [ %temp_1_cast, %11 ], [ %temp, %6 ]

]]></node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="297" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="4">
<![CDATA[
.loopexit2:10  %a_3_cast15_cast = zext i4 %a_3 to i8

]]></node>
<StgValue><ssdm name="a_3_cast15_cast"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.loopexit2:19  %divisor = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %a_3, i1 false)

]]></node>
<StgValue><ssdm name="divisor"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="17" op_0_bw="5">
<![CDATA[
.loopexit2:20  %divisor_cast1 = zext i5 %divisor to i17

]]></node>
<StgValue><ssdm name="divisor_cast1"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit2:22  %tmp_29 = mul i8 %a_3_cast15_cast, %a_3_cast15_cast

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="301" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="12" op_0_bw="8">
<![CDATA[
.loopexit2:23  %tmp_37_cast = zext i8 %tmp_29 to i12

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="302" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit2:24  %remainder = sub i12 %temp2, %tmp_37_cast

]]></node>
<StgValue><ssdm name="remainder"/></StgValue>
</operation>

<operation id="303" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="12">
<![CDATA[
.loopexit2:25  %remainder_cast = sext i12 %remainder to i32

]]></node>
<StgValue><ssdm name="remainder_cast"/></StgValue>
</operation>

<operation id="304" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:26  %remy_addr = getelementptr inbounds [20 x i32]* %remy, i64 0, i64 0

]]></node>
<StgValue><ssdm name="remy_addr"/></StgValue>
</operation>

<operation id="305" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.loopexit2:27  store i32 %remainder_cast, i32* %remy_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
.loopexit2:28  %p_shl1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %remainder, i3 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="307" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="16" op_0_bw="15">
<![CDATA[
.loopexit2:29  %p_shl1_cast = sext i15 %p_shl1 to i16

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.loopexit2:30  %p_shl2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %remainder, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="16" op_0_bw="13">
<![CDATA[
.loopexit2:31  %p_shl2_cast = sext i13 %p_shl2 to i16

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="310" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="7">
<![CDATA[
.loopexit2:35  %h_load_2 = load i8* %h_addr_7, align 1

]]></node>
<StgValue><ssdm name="h_load_2"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="9" op_0_bw="8">
<![CDATA[
.loopexit2:36  %tmp_41_cast = sext i8 %h_load_2 to i9

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit2:37  %tmp5 = add i16 %p_shl2_cast, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit2:38  %tmp6 = add i9 %tmp_41_cast, -48

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="314" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="16" op_0_bw="9">
<![CDATA[
.loopexit2:39  %tmp6_cast = sext i9 %tmp6 to i16

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="315" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit2:40  %temp_2 = add i16 %tmp5, %tmp6_cast

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="316" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="17" op_0_bw="16">
<![CDATA[
.loopexit2:42  %temp_2_tr = sext i16 %temp_2 to i17

]]></node>
<StgValue><ssdm name="temp_2_tr"/></StgValue>
</operation>

<operation id="317" st_id="48" stage="21" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="318" st_id="49" stage="20" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="319" st_id="50" stage="19" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="320" st_id="51" stage="18" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="321" st_id="52" stage="17" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="322" st_id="53" stage="16" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="323" st_id="54" stage="15" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="324" st_id="55" stage="14" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="325" st_id="56" stage="13" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="326" st_id="57" stage="12" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="327" st_id="58" stage="11" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="328" st_id="59" stage="10" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="329" st_id="60" stage="9" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="330" st_id="61" stage="8" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="331" st_id="62" stage="7" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="332" st_id="63" stage="6" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="333" st_id="64" stage="5" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="334" st_id="65" stage="4" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="335" st_id="66" stage="3" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="336" st_id="67" stage="2" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="337" st_id="68" stage="1" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:43  %tmp_1 = sdiv i17 %temp_2_tr, %divisor_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="338" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit2:44  %tmp_69 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %a_3, i4 0)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="339" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="22" op_0_bw="8">
<![CDATA[
.loopexit2:45  %p_shl3 = zext i8 %tmp_69 to i22

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="340" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.loopexit2:46  %tmp_70 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %a_3, i2 0)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="341" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="22" op_0_bw="6">
<![CDATA[
.loopexit2:47  %p_shl4 = zext i6 %tmp_70 to i22

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="342" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.loopexit2:48  %Ny = add i22 %p_shl4, %p_shl3

]]></node>
<StgValue><ssdm name="Ny"/></StgValue>
</operation>

<operation id="343" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="22" op_0_bw="16">
<![CDATA[
.loopexit2:49  %x = sext i16 %temp_2 to i22

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="344" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
.loopexit2:50  %slt = icmp slt i22 %x, %Ny

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="345" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit2:51  %rev = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="346" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.loopexit2:52  %p_s = select i1 %rev, i17 9, i17 %tmp_1

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="347" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.loopexit2:54  %p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %a_3, i3 0)

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="348" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="17" op_0_bw="7">
<![CDATA[
.loopexit2:55  %p_shl8_cast = zext i7 %p_shl8 to i17

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="349" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:56  %tmp7 = add i17 %p_s, %p_shl8_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="350" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit2:57  %a_6 = add i17 %divisor_cast1, %tmp7

]]></node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="351" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="17">
<![CDATA[
.loopexit2:58  %a_6_cast = sext i17 %a_6 to i32

]]></node>
<StgValue><ssdm name="a_6_cast"/></StgValue>
</operation>

<operation id="352" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:73  store i32 %a_6_cast, i32* %a_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="353" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit2:3  %size_of_a_0_in = phi i32 [ %len2, %8 ], [ %len, %13 ], [ %len, %11 ], [ %len2, %6 ]

]]></node>
<StgValue><ssdm name="size_of_a_0_in"/></StgValue>
</operation>

<operation id="354" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="21" op_0_bw="4">
<![CDATA[
.loopexit2:9  %a_3_cast15_cast1 = zext i4 %a_3 to i21

]]></node>
<StgValue><ssdm name="a_3_cast15_cast1"/></StgValue>
</operation>

<operation id="355" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit2:11  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_of_a_0_in, i32 31)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="356" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:12  %p_neg = sub i32 0, %size_of_a_0_in

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="357" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit2:13  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="358" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="31">
<![CDATA[
.loopexit2:14  %tmp_61 = zext i31 %p_lshr to i32

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="359" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:15  %p_neg_t = sub i32 0, %tmp_61

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="360" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit2:16  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %size_of_a_0_in, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="361" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="31">
<![CDATA[
.loopexit2:17  %tmp_62 = zext i31 %p_lshr_f to i32

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="362" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit2:18  %size_of_a = select i1 %tmp_68, i32 %p_neg_t, i32 %tmp_62

]]></node>
<StgValue><ssdm name="size_of_a"/></StgValue>
</operation>

<operation id="363" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="5">
<![CDATA[
.loopexit2:21  %divisor_cast = zext i5 %divisor to i32

]]></node>
<StgValue><ssdm name="divisor_cast"/></StgValue>
</operation>

<operation id="364" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="23" op_0_bw="16">
<![CDATA[
.loopexit2:41  %temp_2_cast_cast = sext i16 %temp_2 to i23

]]></node>
<StgValue><ssdm name="temp_2_cast_cast"/></StgValue>
</operation>

<operation id="365" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="21" op_0_bw="17">
<![CDATA[
.loopexit2:53  %p_cast_cast = sext i17 %p_s to i21

]]></node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="366" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.loopexit2:59  %tmp_33 = mul i21 %a_3_cast15_cast1, %p_cast_cast

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="367" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="22" op_0_bw="22" op_1_bw="21" op_2_bw="1">
<![CDATA[
.loopexit2:60  %tmp_63 = call i22 @_ssdm_op_BitConcatenate.i22.i21.i1(i21 %tmp_33, i1 false)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="368" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="23" op_0_bw="22">
<![CDATA[
.loopexit2:61  %tmp_36_cast = sext i22 %tmp_63 to i23

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="369" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.loopexit2:62  %remainder_1 = sub i23 %temp_2_cast_cast, %tmp_36_cast

]]></node>
<StgValue><ssdm name="remainder_1"/></StgValue>
</operation>

<operation id="370" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="23">
<![CDATA[
.loopexit2:63  %remainder_1_cast = sext i23 %remainder_1 to i32

]]></node>
<StgValue><ssdm name="remainder_1_cast"/></StgValue>
</operation>

<operation id="371" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit2:64  %remy_addr_1 = getelementptr inbounds [20 x i32]* %remy, i64 0, i64 1

]]></node>
<StgValue><ssdm name="remy_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.loopexit2:65  store i32 %remainder_1_cast, i32* %remy_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:68  %tmp_37 = add nsw i32 %len2, 4

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="374" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="31" op_0_bw="4">
<![CDATA[
.loopexit2:69  %tmp_50 = zext i4 %a_3 to i31

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="375" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit2:72  store i32 %remainder_1_cast, i32* %remainder_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2:74  br label %.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="377" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32">
<![CDATA[
.backedge:0  %k_1_load = load i32* %k_1

]]></node>
<StgValue><ssdm name="k_1_load"/></StgValue>
</operation>

<operation id="378" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge:1  %tmp_38 = icmp sgt i32 %k_1_load, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="379" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:2  br i1 %tmp_38, label %20, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_4_load_1 = load i32* %a_4

]]></node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
:1  %t_load_2 = load i32* %t

]]></node>
<StgValue><ssdm name="t_load_2"/></StgValue>
</operation>

<operation id="382" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %t_2 = add nsw i32 -1, %t_load_2

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="383" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_41 = sext i32 %t_2 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="384" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %remy_addr_2 = getelementptr inbounds [20 x i32]* %remy, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="remy_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="5">
<![CDATA[
:5  %remy_load = load i32* %remy_addr_2, align 4

]]></node>
<StgValue><ssdm name="remy_load"/></StgValue>
</operation>

<operation id="386" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %k_4 = add nsw i32 -1, %k_1_load

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="387" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_42 = sext i32 %k_4 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="388" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %h_addr_8 = getelementptr inbounds [100 x i8]* %h, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="h_addr_8"/></StgValue>
</operation>

<operation id="389" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="7">
<![CDATA[
:11  %h_load_3 = load i8* %h_addr_8, align 1

]]></node>
<StgValue><ssdm name="h_load_3"/></StgValue>
</operation>

<operation id="390" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = call fastcc i32 @Square_root_dup(i32 %a_4_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="391" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_4_load = load i32* %a_4

]]></node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="392" st_id="70" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = sitofp i32 %a_4_load to float

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="393" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="5">
<![CDATA[
:5  %remy_load = load i32* %remy_addr_2, align 4

]]></node>
<StgValue><ssdm name="remy_load"/></StgValue>
</operation>

<operation id="394" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_75 = shl i32 %remy_load, 3

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="395" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_76 = shl i32 %remy_load, 1

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="396" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="7">
<![CDATA[
:11  %h_load_3 = load i8* %h_addr_8, align 1

]]></node>
<StgValue><ssdm name="h_load_3"/></StgValue>
</operation>

<operation id="397" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_53_cast = sext i8 %h_load_3 to i9

]]></node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="398" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = call fastcc i32 @Square_root_dup(i32 %a_4_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="399" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp8 = add i32 %tmp_75, %tmp_76

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="400" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %tmp9 = add i9 -48, %tmp_53_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="401" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="9">
<![CDATA[
:16  %tmp9_cast = sext i9 %tmp9 to i32

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="402" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %new_temp = add i32 %tmp9_cast, %tmp8

]]></node>
<StgValue><ssdm name="new_temp"/></StgValue>
</operation>

<operation id="403" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %temp2_1 = sub i32 %new_temp, %tmp_43

]]></node>
<StgValue><ssdm name="temp2_1"/></StgValue>
</operation>

<operation id="404" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %temp2_1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="405" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20  br i1 %tmp_77, label %16, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %k_3 = add nsw i32 1, %k_1_load

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="407" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %k_3, i32* %k_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %a_7 = add nsw i32 -1, %a_4_load_1

]]></node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="409" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_7, i32 31)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="410" st_id="72" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="411" st_id="73" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="412" st_id="74" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="413" st_id="75" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="414" st_id="76" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="415" st_id="77" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="416" st_id="78" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="417" st_id="79" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="418" st_id="80" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="419" st_id="81" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="420" st_id="82" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="421" st_id="83" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="422" st_id="84" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="423" st_id="85" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="424" st_id="86" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="425" st_id="87" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="426" st_id="88" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="427" st_id="89" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="428" st_id="90" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="429" st_id="91" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="430" st_id="92" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="431" st_id="93" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="432" st_id="94" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="433" st_id="95" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="434" st_id="96" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="435" st_id="97" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="436" st_id="98" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="437" st_id="99" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="438" st_id="100" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="439" st_id="101" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="440" st_id="102" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="441" st_id="103" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="442" st_id="104" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="443" st_id="105" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="444" st_id="106" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="445" st_id="107" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %quotient = udiv i32 %temp2_1, %divisor_cast

]]></node>
<StgValue><ssdm name="quotient"/></StgValue>
</operation>

<operation id="446" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_48 = icmp sgt i32 %quotient, 9

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="447" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_6 = select i1 %tmp_48, i32 9, i32 %quotient

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="448" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="31" op_0_bw="32">
<![CDATA[
:7  %tmp_87 = trunc i32 %p_6 to i31

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="449" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_85 = shl i32 %a_4_load_1, 3

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="450" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_86 = shl i32 %a_4_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="451" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp10 = add i32 %tmp_85, %p_6

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="452" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %a_8 = add nsw i32 %tmp10, %tmp_86

]]></node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="453" st_id="108" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8  %tmp_51 = mul i31 %tmp_87, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="454" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:9  %tmp_53 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_51, i1 false)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="455" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %remainder_2 = sub nsw i32 %temp2_1, %tmp_53

]]></node>
<StgValue><ssdm name="remainder_2"/></StgValue>
</operation>

<operation id="456" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 %a_8, i32* %a_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="457" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_54 = sext i32 %t_load_2 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="458" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %remy_addr_3 = getelementptr inbounds [20 x i32]* %remy, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="remy_addr_3"/></StgValue>
</operation>

<operation id="459" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:13  store i32 %remainder_2, i32* %remy_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %t_1 = add nsw i32 1, %t_load_2

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="461" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %t_1, i32* %t

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %remainder_2, i32* %remainder_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.backedge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="465" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="65" op_0_bw="32">
<![CDATA[
:0  %sext1_cast = sext i32 %a_4_load_1 to i65

]]></node>
<StgValue><ssdm name="sext1_cast"/></StgValue>
</operation>

<operation id="466" st_id="110" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul1 = mul i65 6871947674, %sext1_cast

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="467" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="65" op_0_bw="32">
<![CDATA[
:10  %sext2_cast = sext i32 %a_7 to i65

]]></node>
<StgValue><ssdm name="sext2_cast"/></StgValue>
</operation>

<operation id="468" st_id="110" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:11  %mul2 = mul i65 6871947674, %sext2_cast

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="469" st_id="111" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul1 = mul i65 6871947674, %sext1_cast

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="470" st_id="111" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:11  %mul2 = mul i65 6871947674, %sext2_cast

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="471" st_id="112" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul1 = mul i65 6871947674, %sext1_cast

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="472" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_80 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul1, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="473" st_id="112" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:11  %mul2 = mul i65 6871947674, %sext2_cast

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="474" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_83 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul2, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="475" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:2  %neg_mul1 = sub i65 0, %mul1

]]></node>
<StgValue><ssdm name="neg_mul1"/></StgValue>
</operation>

<operation id="476" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_4_load_1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="477" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_79 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul1, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="478" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:6  %p_v_v = select i1 %tmp_78, i29 %tmp_79, i29 %tmp_80

]]></node>
<StgValue><ssdm name="p_v_v"/></StgValue>
</operation>

<operation id="479" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:7  %neg_ti2 = sub i29 0, %p_v_v

]]></node>
<StgValue><ssdm name="neg_ti2"/></StgValue>
</operation>

<operation id="480" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:8  %tmp_71 = select i1 %tmp_78, i29 %neg_ti2, i29 %tmp_80

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="481" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:12  %neg_mul2 = sub i65 0, %mul2

]]></node>
<StgValue><ssdm name="neg_mul2"/></StgValue>
</operation>

<operation id="482" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_82 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul2, i32 36, i32 64)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="483" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="29">
<![CDATA[
:15  %tmp_72 = sext i29 %tmp_82 to i32

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="484" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="29">
<![CDATA[
:17  %tmp_73 = sext i29 %tmp_83 to i32

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="485" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_74 = select i1 %tmp_81, i32 %tmp_72, i32 %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="486" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %neg_ti3 = sub i32 0, %tmp_74

]]></node>
<StgValue><ssdm name="neg_ti3"/></StgValue>
</operation>

<operation id="487" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %vr2 = select i1 %tmp_81, i32 %neg_ti3, i32 %tmp_73

]]></node>
<StgValue><ssdm name="vr2"/></StgValue>
</operation>

<operation id="488" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="29" op_0_bw="32">
<![CDATA[
:21  %tmp_84 = trunc i32 %vr2 to i29

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="489" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
:22  %tmp_47 = icmp eq i29 %tmp_71, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="490" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp_47, label %17, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32">
<![CDATA[
:0  %t_load = load i32* %t

]]></node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="492" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_56 = add nsw i32 %t_load, -2

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="493" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_57 = sext i32 %tmp_56 to i64

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="494" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %remy_addr_4 = getelementptr inbounds [20 x i32]* %remy, i64 0, i64 %tmp_57

]]></node>
<StgValue><ssdm name="remy_addr_4"/></StgValue>
</operation>

<operation id="495" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="5">
<![CDATA[
:4  %remy_load_1 = load i32* %remy_addr_4, align 4

]]></node>
<StgValue><ssdm name="remy_load_1"/></StgValue>
</operation>

<operation id="496" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %t_2, i32* %t

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %k_4, i32* %k_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %vr2, i32* %a_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32">
<![CDATA[
:0  %remainder_4_load = load i32* %remainder_4

]]></node>
<StgValue><ssdm name="remainder_4_load"/></StgValue>
</operation>

<operation id="500" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %remainder_3 = add nsw i32 %divisor_cast, %remainder_4_load

]]></node>
<StgValue><ssdm name="remainder_3"/></StgValue>
</operation>

<operation id="501" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store i32 %remainder_3, i32* %remy_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %remainder_3, i32* %remainder_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %a_7, i32* %a_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="505" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="5">
<![CDATA[
:4  %remy_load_1 = load i32* %remy_addr_4, align 4

]]></node>
<StgValue><ssdm name="remy_load_1"/></StgValue>
</operation>

<operation id="506" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_58 = add nsw i32 %remy_load_1, %divisor_cast

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="507" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %tmp_58, i32* %remy_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.backedge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="509" st_id="115" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = sitofp i32 %a_4_load to float

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="510" st_id="116" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = sitofp i32 %a_4_load to float

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="511" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32">
<![CDATA[
:1  %t_load_1 = load i32* %t

]]></node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="512" st_id="117" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = sitofp i32 %a_4_load to float

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="513" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_40 = sub nsw i32 %t_load_1, %size_of_a

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="514" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="515" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ans_local = phi float [ %tmp_39, %20 ], [ %tmp_55, %22 ]

]]></node>
<StgValue><ssdm name="ans_local"/></StgValue>
</operation>

<operation id="516" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:1  %i_2 = phi i31 [ 0, %20 ], [ %i_4, %22 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="517" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="31">
<![CDATA[
:2  %i_2_cast = zext i31 %i_2 to i32

]]></node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="518" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_46 = icmp slt i32 %i_2_cast, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="519" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %i_4 = add i31 %i_2, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="520" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_46, label %22, label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="118" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="522" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.floatP(float* %ans, float %ans_local) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0">
<![CDATA[
:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="524" st_id="119" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="525" st_id="120" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="526" st_id="121" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="527" st_id="122" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="528" st_id="123" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="529" st_id="124" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="530" st_id="125" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="531" st_id="126" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="532" st_id="127" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = fdiv float %ans_local, 1.000000e+01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="533" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
