#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fba0a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fba230 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1fab8c0 .functor NOT 1, L_0x1ff0390, C4<0>, C4<0>, C4<0>;
L_0x1ff0140 .functor XOR 2, L_0x1fefee0, L_0x1ff00a0, C4<00>, C4<00>;
L_0x1ff0280 .functor XOR 2, L_0x1ff0140, L_0x1ff01b0, C4<00>, C4<00>;
v0x1fee360_0 .net *"_ivl_10", 1 0, L_0x1ff01b0;  1 drivers
v0x1fee460_0 .net *"_ivl_12", 1 0, L_0x1ff0280;  1 drivers
v0x1fee540_0 .net *"_ivl_2", 1 0, L_0x1fefe40;  1 drivers
v0x1fee600_0 .net *"_ivl_4", 1 0, L_0x1fefee0;  1 drivers
v0x1fee6e0_0 .net *"_ivl_6", 1 0, L_0x1ff00a0;  1 drivers
v0x1fee810_0 .net *"_ivl_8", 1 0, L_0x1ff0140;  1 drivers
v0x1fee8f0_0 .net "a", 0 0, v0x1fecfc0_0;  1 drivers
v0x1fee990_0 .net "b", 0 0, v0x1fed060_0;  1 drivers
v0x1feea30_0 .net "cin", 0 0, v0x1fed100_0;  1 drivers
v0x1feeb60_0 .var "clk", 0 0;
v0x1feec00_0 .net "cout_dut", 0 0, L_0x1fefce0;  1 drivers
v0x1feeca0_0 .net "cout_ref", 0 0, L_0x1fef330;  1 drivers
v0x1feed40_0 .var/2u "stats1", 223 0;
v0x1feede0_0 .var/2u "strobe", 0 0;
v0x1feee80_0 .net "sum_dut", 0 0, L_0x1fabf60;  1 drivers
v0x1feef20_0 .net "sum_ref", 0 0, L_0x1fef3d0;  1 drivers
v0x1feeff0_0 .net "tb_match", 0 0, L_0x1ff0390;  1 drivers
v0x1fef090_0 .net "tb_mismatch", 0 0, L_0x1fab8c0;  1 drivers
v0x1fef130_0 .net "wavedrom_enable", 0 0, v0x1fed240_0;  1 drivers
v0x1fef200_0 .net "wavedrom_title", 511 0, v0x1fed330_0;  1 drivers
L_0x1fefe40 .concat [ 1 1 0 0], L_0x1fef3d0, L_0x1fef330;
L_0x1fefee0 .concat [ 1 1 0 0], L_0x1fef3d0, L_0x1fef330;
L_0x1ff00a0 .concat [ 1 1 0 0], L_0x1fabf60, L_0x1fefce0;
L_0x1ff01b0 .concat [ 1 1 0 0], L_0x1fef3d0, L_0x1fef330;
L_0x1ff0390 .cmp/eeq 2, L_0x1fefe40, L_0x1ff0280;
S_0x1fbf580 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1fba230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f2c1c4d2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fb52d0_0 .net *"_ivl_10", 0 0, L_0x7f2c1c4d2060;  1 drivers
v0x1fab670_0 .net *"_ivl_11", 1 0, L_0x1fef740;  1 drivers
v0x1fab990_0 .net *"_ivl_13", 1 0, L_0x1fef880;  1 drivers
L_0x7f2c1c4d20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fabce0_0 .net *"_ivl_16", 0 0, L_0x7f2c1c4d20a8;  1 drivers
v0x1fac070_0 .net *"_ivl_17", 1 0, L_0x1fef9f0;  1 drivers
v0x1fac400_0 .net *"_ivl_3", 1 0, L_0x1fef510;  1 drivers
L_0x7f2c1c4d2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fac790_0 .net *"_ivl_6", 0 0, L_0x7f2c1c4d2018;  1 drivers
v0x1fec2a0_0 .net *"_ivl_7", 1 0, L_0x1fef5b0;  1 drivers
v0x1fec380_0 .net "a", 0 0, v0x1fecfc0_0;  alias, 1 drivers
v0x1fec440_0 .net "b", 0 0, v0x1fed060_0;  alias, 1 drivers
v0x1fec500_0 .net "cin", 0 0, v0x1fed100_0;  alias, 1 drivers
v0x1fec5c0_0 .net "cout", 0 0, L_0x1fef330;  alias, 1 drivers
v0x1fec680_0 .net "sum", 0 0, L_0x1fef3d0;  alias, 1 drivers
L_0x1fef330 .part L_0x1fef9f0, 1, 1;
L_0x1fef3d0 .part L_0x1fef9f0, 0, 1;
L_0x1fef510 .concat [ 1 1 0 0], v0x1fecfc0_0, L_0x7f2c1c4d2018;
L_0x1fef5b0 .concat [ 1 1 0 0], v0x1fed060_0, L_0x7f2c1c4d2060;
L_0x1fef740 .arith/sum 2, L_0x1fef510, L_0x1fef5b0;
L_0x1fef880 .concat [ 1 1 0 0], v0x1fed100_0, L_0x7f2c1c4d20a8;
L_0x1fef9f0 .arith/sum 2, L_0x1fef740, L_0x1fef880;
S_0x1fec7e0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1fba230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1fecfc0_0 .var "a", 0 0;
v0x1fed060_0 .var "b", 0 0;
v0x1fed100_0 .var "cin", 0 0;
v0x1fed1a0_0 .net "clk", 0 0, v0x1feeb60_0;  1 drivers
v0x1fed240_0 .var "wavedrom_enable", 0 0;
v0x1fed330_0 .var "wavedrom_title", 511 0;
E_0x1fb9910/0 .event negedge, v0x1fed1a0_0;
E_0x1fb9910/1 .event posedge, v0x1fed1a0_0;
E_0x1fb9910 .event/or E_0x1fb9910/0, E_0x1fb9910/1;
E_0x1fb9b60 .event negedge, v0x1fed1a0_0;
E_0x1fa49f0 .event posedge, v0x1fed1a0_0;
S_0x1fecac0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fec7e0;
 .timescale -12 -12;
v0x1feccc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fecdc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fec7e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fed490 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1fba230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fabc10 .functor XOR 1, v0x1fecfc0_0, v0x1fed060_0, C4<0>, C4<0>;
L_0x1fabf60 .functor XOR 1, L_0x1fabc10, v0x1fed100_0, C4<0>, C4<0>;
L_0x1fac2f0 .functor AND 1, v0x1fecfc0_0, v0x1fed060_0, C4<1>, C4<1>;
L_0x1fac680 .functor AND 1, v0x1fecfc0_0, v0x1fed100_0, C4<1>, C4<1>;
L_0x1fc0280 .functor OR 1, L_0x1fac2f0, L_0x1fac680, C4<0>, C4<0>;
L_0x1fb81b0 .functor AND 1, v0x1fed060_0, v0x1fed100_0, C4<1>, C4<1>;
L_0x1fefce0 .functor OR 1, L_0x1fc0280, L_0x1fb81b0, C4<0>, C4<0>;
v0x1fed750_0 .net *"_ivl_0", 0 0, L_0x1fabc10;  1 drivers
v0x1fed830_0 .net *"_ivl_10", 0 0, L_0x1fb81b0;  1 drivers
v0x1fed910_0 .net *"_ivl_4", 0 0, L_0x1fac2f0;  1 drivers
v0x1feda00_0 .net *"_ivl_6", 0 0, L_0x1fac680;  1 drivers
v0x1fedae0_0 .net *"_ivl_8", 0 0, L_0x1fc0280;  1 drivers
v0x1fedc10_0 .net "a", 0 0, v0x1fecfc0_0;  alias, 1 drivers
v0x1fedd00_0 .net "b", 0 0, v0x1fed060_0;  alias, 1 drivers
v0x1feddf0_0 .net "cin", 0 0, v0x1fed100_0;  alias, 1 drivers
v0x1fedee0_0 .net "cout", 0 0, L_0x1fefce0;  alias, 1 drivers
v0x1fee030_0 .net "sum", 0 0, L_0x1fabf60;  alias, 1 drivers
S_0x1fee190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1fba230;
 .timescale -12 -12;
E_0x1fb96b0 .event anyedge, v0x1feede0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1feede0_0;
    %nor/r;
    %assign/vec4 v0x1feede0_0, 0;
    %wait E_0x1fb96b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fec7e0;
T_3 ;
    %wait E_0x1fa49f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fa49f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fa49f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fa49f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fa49f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fa49f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fa49f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %wait E_0x1fb9b60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fecdc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb9910;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1fed100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed060_0, 0;
    %assign/vec4 v0x1fecfc0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fba230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1feeb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1feede0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fba230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1feeb60_0;
    %inv;
    %store/vec4 v0x1feeb60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fba230;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fed1a0_0, v0x1fef090_0, v0x1fee8f0_0, v0x1fee990_0, v0x1feea30_0, v0x1feeca0_0, v0x1feec00_0, v0x1feef20_0, v0x1feee80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fba230;
T_7 ;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fba230;
T_8 ;
    %wait E_0x1fb9910;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1feed40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
    %load/vec4 v0x1feeff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1feed40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1feeca0_0;
    %load/vec4 v0x1feeca0_0;
    %load/vec4 v0x1feec00_0;
    %xor;
    %load/vec4 v0x1feeca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1feef20_0;
    %load/vec4 v0x1feef20_0;
    %load/vec4 v0x1feee80_0;
    %xor;
    %load/vec4 v0x1feef20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1feed40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feed40_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/fadd/iter0/response0/top_module.sv";
