<h1 id="Design/VerificationStatus03/27/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Nothing to report. </li></ul></li><li>Verification<ul><li>Pending<br/><ul><li>Code coverage and Functional coverage ETA  to start 04/03 (week worth of work)</li></ul></li><li>Regression 99% pass rate <ul><li>Possible TB and RTL sync issue with way allocation in debug </li><li>No known RTL issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/27/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>unoptflat width fix done</li></ul></li><li>Verification<ul><li>Muffadal almost done with porting over Oskie assertions. <ul><li>need to fix setup for Tag bank and index needs to be updated</li></ul></li><li>Regression 0% pass rate (was 82% on Friday)<ul><li>Issue under debug </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/27/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>three timing fixes in progress </li><li>One system TB issues under debug</li><li>single bit error insertion fixes are in, may need to reopen this.</li><li>CSR bug fixes.</li></ul></li><li>Verification<ul><li>Checker fixes in progress. </li><li>regression status<ul><li>70% without CCP; 50% CSR with CCP regression pass rate<ul><li>overflow error</li><li>error type miss match</li></ul></li><li>83% pass rate only with CCP </li><li>100%pass rate without Hints (with CCP)</li><li>100% with out CCP</li></ul></li><li>Disable hints in CSR testing ETA Today</li><li>Run CCP main regression with single bit error insertion ETA Today  </li><li>In progress<br/><ul><li>Latency and BW testing (Satya)  Start ETA 03/21<ul><li>Read write test case (DTW allocate and MRD hit)</li><li>75%MRD and 25% DTW (with 50% hit rate)</li></ul></li><li>TT debug  (sugun) ETA 03/27</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/27/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>-32ps Ace-lite window error path</li></ul></li><li>Verification<br/><ul><li>Regressions 97.5% pass rate<ul><li>isolation case failures</li><li>One heart beat in debug    </li></ul></li><li>Code and functional coverage differed to 04/03<ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/27/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Timing -158ps<ul><li>UCE signal changes done (new timing results pending)</li></ul></li><li>Performance pending<ul><li>latency increase for non CCP case fix</li><li>Possible chunker fix for write BW (Mike)</li></ul></li><li>lint clean up in progress<ul><li>Spyglass</li><li>VCS warnings </li></ul></li></ul><ul><li>Pending <ul><li>Agent response R channel must not be dependent on write allocate partial transactions. (Fill, R channel dependency dead lock?) ETA based on performance testing   File a JIRA for 2.2 <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li></ul></li></ul></li><li>Verification<ul><li>97% pass rate <ul><li>2 open bugs </li><li>Multiple TB issues related to UCE </li></ul></li><li>Inprogress ETA 03/23<ul><li>CSR testing<ul><li>error logging</li></ul></li></ul><ul><li>TT debug (pending ETA : 03/30)</li></ul></li><li>Coverage (ETA start 04/03)<ul><li>functional coverage:</li><li>Line and code coverage: </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/27/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Synthesis <ul><li>NCB -158ps violation</li><li>DMI ~190ps violation</li><li>AIU ~55ps violation (this is a scoreboard path)</li><li>DCE clean </li><li>CCP no known violations. </li></ul></li></ul></li><li>Verification<ul><li>All compiles are passing with psys long test </li><li>5 hour run time for max config.</li><li>Regression 91% pass rate 25 test (15 configs – added 16 ACE cfg)<br/><ul><li>imagination configs are failing with DVM related errors, identified as TB issue</li><li>couple of  heart-beat failures</li></ul></li><li>fsys   <ul><li>67% pass rate <ul><li>Heart-beat failures</li></ul></li></ul></li><li>Power management  <ul><li>0%pass rate</li></ul></li><li>Easter egg <ul><li>0% pass rate due to constraint solver issue </li></ul></li><li>checker: <ul><li>Fixed multiple issues  50% pass rate</li></ul></li></ul></li><li>Costumer TB <ul><li>Up and running without checker seeing some hart beat failures </li></ul></li></ul><h1 id="Design/VerificationStatus03/27/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>nothing to report couple of lint fixes</li></ul></li><li>Verification<ul><li>Nothing to report no open issues </li></ul></li></ul>