(kicad_pcb (version 20170123) (host pcbnew "(2017-07-14 revision d3b382c28)-master")

  (general
    (thickness 1.92024)
    (drawings 4)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page USLetter)
  (title_block
    (title "Topmetal-S sensor tiled plane, 19 sensors")
    (date 2017-07-19)
    (rev 0)
    (company LBNL)
  )

  (layers
    (0 F.Cu signal)
    (1 In1.Cu power)
    (2 In2.Cu signal)
    (3 In3.Cu signal)
    (4 In4.Cu power)
    (5 In5.Cu signal)
    (6 In6.Cu signal)
    (7 In7.Cu power)
    (8 In8.Cu power)
    (9 In9.Cu signal)
    (10 In10.Cu signal)
    (11 In11.Cu power)
    (12 In12.Cu signal)
    (13 In13.Cu signal)
    (14 In14.Cu power)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.1016)
    (user_trace_width 0.1016)
    (user_trace_width 0.1524)
    (user_trace_width 0.2032)
    (user_trace_width 0.254)
    (user_trace_width 0.3048)
    (user_trace_width 0.4064)
    (user_trace_width 0.508)
    (user_trace_width 0.6096)
    (trace_clearance 0.1016)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1016)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.5588)
    (via_drill 0.2032)
    (via_min_size 0.5588)
    (via_min_drill 0.2032)
    (user_via 0.5588 0.2032)
    (user_via 0.7112 0.3556)
    (user_via 0.8636 0.508)
    (user_via 1.016 0.508)
    (user_via 1.27 0.635)
    (uvia_size 0.3048)
    (uvia_drill 0.1016)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.2 0.9)
    (pad_drill 0)
    (pad_to_mask_clearance 0.2032)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.1016)
    (trace_width 0.1016)
    (via_dia 0.5588)
    (via_drill 0.2032)
    (uvia_dia 0.3048)
    (uvia_drill 0.1016)
    (diff_pair_gap 0.1778)
    (diff_pair_width 0.1016)
  )

  (gr_line (start 100.33 68.58) (end 179.07 68.58) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 179.07 68.58) (end 179.07 147.32) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 100.33 147.32) (end 179.07 147.32) (layer Edge.Cuts) (width 0.15))
  (gr_line (start 100.33 68.58) (end 100.33 147.32) (layer Edge.Cuts) (width 0.15))

)
