
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104520                       # Number of seconds simulated
sim_ticks                                104519529618                       # Number of ticks simulated
final_tick                               632463645630                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194133                       # Simulator instruction rate (inst/s)
host_op_rate                                   244931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6123787                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902588                       # Number of bytes of host memory used
host_seconds                                 17067.79                       # Real time elapsed on the host
sim_insts                                  3313424038                       # Number of instructions simulated
sim_ops                                    4180425549                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       922112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       614656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       570240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2112512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1453440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1453440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7204                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4802                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4455                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16504                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11355                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11355                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8822389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5880777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5455822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20211649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              52660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13905918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13905918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13905918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8822389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5880777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5455822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34117566                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250646355                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20661675                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16891636                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013335                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486368                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8109973                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118911                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91346                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199047782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116091690                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20661675                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10228884                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24184182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5586617                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4359276                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12193560                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231130802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206946620     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161653      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772446      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2419886      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2483367      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2074998      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1179286      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1737400      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11355146      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231130802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082434                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463169                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196772018                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6653849                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24120554                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45061                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3539319                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3410685                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142236414                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3539319                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197328060                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1334338                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3918326                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23619026                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1391732                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142145985                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1014                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        313543                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556490                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          900                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197536462                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661564685                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661564685                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787857                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22639                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4048201                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13498113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7404143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131029                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1669490                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141951080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134638887                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27335                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16141638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38363831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5949                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231130802                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.271314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174148623     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23275368     10.07%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12017716      5.20%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9027987      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7018654      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2823146      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1796084      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908516      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114708      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231130802                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24253     10.19%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87288     36.68%     46.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126416     53.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112795123     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088025      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12392274      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346796      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134638887                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537167                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237957                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500673864                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158132360                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132615279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134876844                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       313733                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2230242                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181730                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3539319                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1054879                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       127516                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141990366                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13498113                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7404143                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22617                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1144548                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2318351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132807072                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11683377                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1831811                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19028300                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772036                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344923                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.529858                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132615404                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132615279                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76333631                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204464890                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529093                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373334                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19093747                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2046467                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227591483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177305681     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24812899     10.90%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9412688      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4543846      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3781886      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2249308      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889454      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       842334      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753387      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227591483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753387                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366835898                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287535172                       # The number of ROB writes
system.switch_cpus0.timesIdled                3099903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19515553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.506463                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.506463                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398969                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398969                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598576579                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184013889                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132382323                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250646355                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22719259                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18414041                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2091811                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8937712                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8572486                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2462390                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98352                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196561245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126784111                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22719259                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11034876                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27879699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6402255                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3643043                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12147715                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2084706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232367482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.670106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204487783     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1933095      0.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3516252      1.51%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3260803      1.40%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2088738      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1691768      0.73%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          975452      0.42%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1012427      0.44%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13401164      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232367482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090643                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505829                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194564318                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5663368                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27813766                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47796                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4278228                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3947094                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155535273                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        41626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4278228                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195069219                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1251638                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3270169                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27325788                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1172435                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155402563                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        189066                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       507726                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220393555                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723943641                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723943641                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181191212                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39202337                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35681                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17840                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4345219                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14660399                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7591224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87062                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1703926                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154382641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145687250                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       123438                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23466127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49532329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232367482                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.300018                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169575785     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26546260     11.42%     84.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14296547      6.15%     90.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7276468      3.13%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8639461      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2798912      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2621856      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       462592      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149601      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232367482                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         438594     59.55%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152696     20.73%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145275     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122512940     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2088095      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17841      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13501181      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7567193      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145687250                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.581246                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             736565                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005056                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524601982                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177884673                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142546924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146423815                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285404                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2848403                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       108322                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4278228                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         849221                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120517                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154418321                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14660399                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7591224                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17840                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1108136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2276486                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143598377                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13024878                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2088870                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20591896                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20263885                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7567018                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.572912                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142546959                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142546924                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82227999                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229181779                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.568717                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358789                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105525468                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129933000                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24485742                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113304                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228089254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173371745     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25188792     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13064404      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4197899      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5769580      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1934157      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1119397      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       990024      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2453256      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228089254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105525468                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129933000                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19294894                       # Number of memory references committed
system.switch_cpus1.commit.loads             11811994                       # Number of loads committed
system.switch_cpus1.commit.membars              17840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18754413                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117059727                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2679895                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2453256                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380054740                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313115750                       # The number of ROB writes
system.switch_cpus1.timesIdled                3042584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18278873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105525468                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129933000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105525468                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.375221                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.375221                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421013                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421013                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645874966                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199453700                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143599590                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250646355                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22476664                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18445750                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2094398                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9184980                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8820448                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2239414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97965                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201083222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123376004                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22476664                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11059862                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26587159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5852208                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5584726                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12165172                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2084746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    236994757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.638653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.001620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210407598     88.78%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1975681      0.83%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3587503      1.51%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2116660      0.89%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1734483      0.73%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1539435      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          855702      0.36%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2134015      0.90%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12643680      5.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    236994757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089675                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492231                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199424643                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7256513                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26508351                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        65878                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3739369                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3693092                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151289020                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1642                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3739369                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       199720740                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         692038                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5657499                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26260901                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       924202                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151240336                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        100899                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       534543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    213035633                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701929309                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701929309                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180625983                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32409650                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35941                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17998                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2677154                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14053026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7568261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73534                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1722143                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150087562                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35942                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142944634                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        69859                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18062778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37592457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    236994757                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.603155                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.290371                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177507651     74.90%     74.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23646734      9.98%     84.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12375731      5.22%     90.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8751102      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8742896      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3133306      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2382275      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       279128      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175934      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    236994757                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          52329     13.66%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171466     44.76%     58.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159322     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120603249     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1963631      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17943      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12810659      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7549152      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142944634                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.570304                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             383117                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002680                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    523337001                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168186528                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140513163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143327751                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       291773                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2316020                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       104629                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3739369                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         483857                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56626                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150123504                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14053026                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7568261                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17998                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1201485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303040                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141326806                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12710483                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1617828                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20259629                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20014770                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7549146                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563849                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140513208                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140513163                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82218261                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223994600                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560603                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367055                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105021274                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129453682                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20670079                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35888                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112115                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    233255388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.406791                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180406431     77.34%     77.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25782146     11.05%     88.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9886883      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5209414      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4417022      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2095323      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       993377      0.43%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1553773      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2911019      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    233255388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105021274                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129453682                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19200638                       # Number of memory references committed
system.switch_cpus2.commit.loads             11737006                       # Number of loads committed
system.switch_cpus2.commit.membars              17944                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18782428                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116541589                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2677477                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2911019                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380468130                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303986893                       # The number of ROB writes
system.switch_cpus2.timesIdled                2965189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13651598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105021274                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129453682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105021274                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.386625                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.386625                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.419002                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.419002                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635443570                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196262627                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140072322                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35888                       # number of misc regfile writes
system.l2.replacements                          16504                       # number of replacements
system.l2.tagsinuse                      32767.972972                       # Cycle average of tags in use
system.l2.total_refs                          1282720                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49272                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.033447                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1351.971846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.897791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3541.991597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.996569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2371.865417                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.829228                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2208.472349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9932.463094                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7613.550529                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5705.934552                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.041259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.108093                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.072384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000453                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.067397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.303115                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.232347                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.174131                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        45354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36375                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29997                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  111726                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44428                       # number of Writeback hits
system.l2.Writeback_hits::total                 44428                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        45354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36375                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29997                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111726                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        45354                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36375                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29997                       # number of overall hits
system.l2.overall_hits::total                  111726                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7199                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4802                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4455                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16499                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4802                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4455                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16504                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7204                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4802                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4455                       # number of overall misses
system.l2.overall_misses::total                 16504                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1926573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1184789460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1997167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    807139259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2477486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    748226184                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2746556129                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       740378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        740378                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1926573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1185529838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1997167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    807139259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2477486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    748226184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2747296507                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1926573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1185529838                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1997167                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    807139259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2477486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    748226184                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2747296507                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              128225                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44428                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44428                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               128230                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              128230                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.136986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.116619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.129310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128672                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.137068                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.116619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.129310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128706                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.137068                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.116619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.129310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128706                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148197.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164576.949576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 142654.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168083.977301                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154842.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167952.005387                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166468.036184                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 148075.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148075.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148197.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164565.496669                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 142654.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168083.977301                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154842.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167952.005387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166462.464069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148197.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164565.496669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 142654.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168083.977301                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154842.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167952.005387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166462.464069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11355                       # number of writebacks
system.l2.writebacks::total                     11355                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16499                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16504                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1169186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    765210041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1181938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    527474613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1543902                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    488730281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1785309961                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       447770                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       447770                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1169186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    765657811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1181938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    527474613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1543902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    488730281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1785757731                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1169186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    765657811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1181938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    527474613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1543902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    488730281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1785757731                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.136986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.129310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128672                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.137068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.116619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.129310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.137068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.116619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.129310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128706                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89937.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106293.935408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84424.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109844.775718                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96493.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109703.766779                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108207.161707                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        89554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        89554                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89937.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106282.316907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 84424.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109844.775718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96493.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109703.766779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108201.510603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89937.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106282.316907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 84424.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109844.775718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96493.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109703.766779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108201.510603                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996205                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012201165                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053146.379310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12193543                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12193543                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12193543                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12193543                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12193543                       # number of overall hits
system.cpu0.icache.overall_hits::total       12193543                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2725105                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2725105                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2725105                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2725105                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2725105                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2725105                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12193560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12193560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12193560                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12193560                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12193560                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12193560                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160300.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160300.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160300.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160300.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160300.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160300.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2035453                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2035453                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2035453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2035453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2035453                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2035453                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156573.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156573.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156573.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156573.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156573.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156573.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52558                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171842561                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52814                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3253.731227                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294948                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705052                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911308                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088692                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8574269                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8574269                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185161                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185161                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17551                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17551                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15759430                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15759430                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15759430                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15759430                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150097                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150097                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2900                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2900                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152997                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14666124986                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14666124986                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    413716741                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    413716741                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15079841727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15079841727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15079841727                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15079841727                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8724366                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8724366                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15912427                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15912427                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15912427                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15912427                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017204                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000403                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009615                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009615                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009615                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009615                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97710.980140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97710.980140                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 142660.945172                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 142660.945172                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98562.989647                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98562.989647                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98562.989647                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98562.989647                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       576303                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        82329                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24487                       # number of writebacks
system.cpu0.dcache.writebacks::total            24487                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97544                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97544                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2895                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2895                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100439                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100439                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52553                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52558                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52558                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4226577774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4226577774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       781878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       781878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4227359652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4227359652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4227359652                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4227359652                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003303                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003303                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003303                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003303                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80425.052309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80425.052309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 156375.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 156375.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80432.277712                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80432.277712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80432.277712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80432.277712                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996562                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011897226                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185523.166307                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996562                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12147699                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12147699                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12147699                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12147699                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12147699                       # number of overall hits
system.cpu1.icache.overall_hits::total       12147699                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2466735                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2466735                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2466735                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2466735                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2466735                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2466735                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12147715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12147715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12147715                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12147715                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12147715                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12147715                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154170.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154170.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154170.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154170.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154170.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154170.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2113367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2113367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2113367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2113367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2113367                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2113367                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150954.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150954.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150954.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150954.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150954.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150954.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41177                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168955032                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41433                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4077.789009                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.717078                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.282922                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.909051                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.090949                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9785210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9785210                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7449009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7449009                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17840                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17840                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17234219                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17234219                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17234219                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17234219                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123999                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123999                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123999                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123999                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123999                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123999                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12337604680                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12337604680                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12337604680                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12337604680                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12337604680                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12337604680                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9909209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9909209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7449009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7449009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17358218                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17358218                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17358218                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17358218                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012514                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007144                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007144                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007144                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007144                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99497.614336                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99497.614336                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99497.614336                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99497.614336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99497.614336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99497.614336                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9808                       # number of writebacks
system.cpu1.dcache.writebacks::total             9808                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82822                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82822                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82822                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41177                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41177                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41177                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3221002508                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3221002508                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3221002508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3221002508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3221002508                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3221002508                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78223.340894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78223.340894                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78223.340894                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78223.340894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78223.340894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78223.340894                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.017220                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015308223                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197636.846320                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.017220                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024066                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738810                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12165153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12165153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12165153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12165153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12165153                       # number of overall hits
system.cpu2.icache.overall_hits::total       12165153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3052542                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3052542                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3052542                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3052542                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3052542                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3052542                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12165172                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12165172                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12165172                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12165172                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12165172                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12165172                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 160660.105263                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 160660.105263                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 160660.105263                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 160660.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 160660.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 160660.105263                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2611314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2611314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2611314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2611314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2611314                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2611314                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163207.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 163207.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 163207.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 163207.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 163207.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 163207.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34452                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163662633                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34708                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4715.415264                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.164360                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.835640                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902986                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097014                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9472710                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9472710                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7427745                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7427745                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17976                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17976                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17944                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17944                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16900455                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16900455                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16900455                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16900455                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88582                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88582                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88582                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88582                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88582                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88582                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7933020756                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7933020756                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7933020756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7933020756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7933020756                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7933020756                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9561292                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9561292                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7427745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7427745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16989037                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16989037                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16989037                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16989037                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009265                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009265                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005214                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005214                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005214                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005214                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 89555.674471                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89555.674471                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 89555.674471                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89555.674471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 89555.674471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89555.674471                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10133                       # number of writebacks
system.cpu2.dcache.writebacks::total            10133                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        54130                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        54130                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        54130                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        54130                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        54130                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        54130                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34452                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34452                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34452                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34452                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34452                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34452                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2748762908                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2748762908                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2748762908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2748762908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2748762908                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2748762908                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002028                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002028                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002028                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002028                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79785.292813                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79785.292813                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 79785.292813                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79785.292813                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 79785.292813                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79785.292813                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
