// Seed: 3713545327
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  wor id_2;
  reg id_3;
  reg id_4;
  assign id_2[1] = id_2;
  assign id_1 = id_2;
  initial begin
    id_3 <= id_4;
  end
  logic id_5;
endmodule
