// Seed: 3063263570
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3
);
  wire [1 'b0 : -1] id_5;
  tri id_6;
  assign id_6 = id_0 & id_2;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4
    , id_14,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    output tri1 id_10,
    output tri0 id_11,
    input supply1 id_12
);
  assign id_11 = id_1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
