{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1741187515285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1741187515285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 16:11:55 2025 " "Processing started: Wed Mar 05 16:11:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1741187515285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1741187515285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1741187515285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1741187515454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_1_1-chenilleDGDG " "Found design unit 1: fonction_1_1-chenilleDGDG" {  } { { "fonction_1_1.vhd" "" { Text "D:/github/chenillard/top/fonction_1_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515708 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_1_1 " "Found entity 1: fonction_1_1" {  } { { "fonction_1_1.vhd" "" { Text "D:/github/chenillard/top/fonction_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vitesse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vitesse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vitesse-compteur " "Found design unit 1: vitesse-compteur" {  } { { "vitesse.vhd" "" { Text "D:/github/chenillard/top/vitesse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515708 ""} { "Info" "ISGN_ENTITY_NAME" "1 vitesse " "Found entity 1: vitesse" {  } { { "vitesse.vhd" "" { Text "D:/github/chenillard/top/vitesse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_2_1-chenilleDGDG " "Found design unit 1: fonction_2_1-chenilleDGDG" {  } { { "fonction_2_1.vhd" "" { Text "D:/github/chenillard/top/fonction_2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515715 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_2_1 " "Found entity 1: fonction_2_1" {  } { { "fonction_2_1.vhd" "" { Text "D:/github/chenillard/top/fonction_2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_2_4-chenille " "Found design unit 1: fonction_2_4-chenille" {  } { { "fonction_2_4.vhd" "" { Text "D:/github/chenillard/top/fonction_2_4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_2_4 " "Found entity 1: fonction_2_4" {  } { { "fonction_2_4.vhd" "" { Text "D:/github/chenillard/top/fonction_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_3-chenilleDGDG " "Found design unit 1: fonction_3-chenilleDGDG" {  } { { "fonction_3.vhd" "" { Text "D:/github/chenillard/top/fonction_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_3 " "Found entity 1: fonction_3" {  } { { "fonction_3.vhd" "" { Text "D:/github/chenillard/top/fonction_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_1_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_1_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_1_7-chenilleDGDG " "Found design unit 1: fonction_1_7-chenilleDGDG" {  } { { "fonction_1_7.vhd" "" { Text "D:/github/chenillard/top/fonction_1_7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_1_7 " "Found entity 1: fonction_1_7" {  } { { "fonction_1_7.vhd" "" { Text "D:/github/chenillard/top/fonction_1_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_1_3-chenilleDGDG " "Found design unit 1: fonction_1_3-chenilleDGDG" {  } { { "fonction_1_3.vhd" "" { Text "D:/github/chenillard/top/fonction_1_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_1_3 " "Found entity 1: fonction_1_3" {  } { { "fonction_1_3.vhd" "" { Text "D:/github/chenillard/top/fonction_1_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_7-chenille " "Found design unit 1: bus_mux_7-chenille" {  } { { "bus_mux_7.vhd" "" { Text "D:/github/chenillard/top/bus_mux_7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_7 " "Found entity 1: bus_mux_7" {  } { { "bus_mux_7.vhd" "" { Text "D:/github/chenillard/top/bus_mux_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/chenillard/bus_mux_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/chenillard/bus_mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_8-chenille " "Found design unit 1: bus_mux_8-chenille" {  } { { "../bus_mux_8.vhd" "" { Text "D:/github/chenillard/bus_mux_8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515724 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_8 " "Found entity 1: bus_mux_8" {  } { { "../bus_mux_8.vhd" "" { Text "D:/github/chenillard/bus_mux_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/chenillard/fonction_2_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/chenillard/fonction_2_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_2_7-chenille " "Found design unit 1: fonction_2_7-chenille" {  } { { "../fonction_2_7.vhd" "" { Text "D:/github/chenillard/fonction_2_7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515724 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_2_7 " "Found entity 1: fonction_2_7" {  } { { "../fonction_2_7.vhd" "" { Text "D:/github/chenillard/fonction_2_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fonction_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fonction_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonction_4-chenille " "Found design unit 1: fonction_4-chenille" {  } { { "fonction_4.vhd" "" { Text "D:/github/chenillard/top/fonction_4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515727 ""} { "Info" "ISGN_ENTITY_NAME" "1 fonction_4 " "Found entity 1: fonction_4" {  } { { "fonction_4.vhd" "" { Text "D:/github/chenillard/top/fonction_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741187515727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741187515727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1741187515748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_7 bus_mux_7:inst19 " "Elaborating entity \"bus_mux_7\" for hierarchy \"bus_mux_7:inst19\"" {  } { { "top.bdf" "inst19" { Schematic "D:/github/chenillard/top/top.bdf" { { 704 1144 1328 912 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_2_4 fonction_2_4:inst5 " "Elaborating entity \"fonction_2_4\" for hierarchy \"fonction_2_4:inst5\"" {  } { { "top.bdf" "inst5" { Schematic "D:/github/chenillard/top/top.bdf" { { 608 712 872 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vitesse vitesse:inst " "Elaborating entity \"vitesse\" for hierarchy \"vitesse:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/github/chenillard/top/top.bdf" { { 136 408 600 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "onOff vitesse.vhd(35) " "VHDL Process Statement warning at vitesse.vhd(35): signal \"onOff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vitesse.vhd" "" { Text "D:/github/chenillard/top/vitesse.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1741187515754 "|top|vitesse:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_2_7 fonction_2_7:inst45 " "Elaborating entity \"fonction_2_7\" for hierarchy \"fonction_2_7:inst45\"" {  } { { "top.bdf" "inst45" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 712 872 848 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_4 fonction_4:inst355 " "Elaborating entity \"fonction_4\" for hierarchy \"fonction_4:inst355\"" {  } { { "top.bdf" "inst355" { Schematic "D:/github/chenillard/top/top.bdf" { { 960 712 872 1072 "inst355" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_2_1 fonction_2_1:inst4 " "Elaborating entity \"fonction_2_1\" for hierarchy \"fonction_2_1:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "D:/github/chenillard/top/top.bdf" { { 512 712 872 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_3 fonction_3:inst6 " "Elaborating entity \"fonction_3\" for hierarchy \"fonction_3:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/github/chenillard/top/top.bdf" { { 864 712 872 944 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_8 bus_mux_8:inst21 " "Elaborating entity \"bus_mux_8\" for hierarchy \"bus_mux_8:inst21\"" {  } { { "top.bdf" "inst21" { Schematic "D:/github/chenillard/top/top.bdf" { { 464 1144 1328 672 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_1_3 fonction_1_3:inst14 " "Elaborating entity \"fonction_1_3\" for hierarchy \"fonction_1_3:inst14\"" {  } { { "top.bdf" "inst14" { Schematic "D:/github/chenillard/top/top.bdf" { { 320 712 872 400 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_1_7 fonction_1_7:inst22 " "Elaborating entity \"fonction_1_7\" for hierarchy \"fonction_1_7:inst22\"" {  } { { "top.bdf" "inst22" { Schematic "D:/github/chenillard/top/top.bdf" { { 416 712 872 496 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fonction_1_1 fonction_1_1:inst2 " "Elaborating entity \"fonction_1_1\" for hierarchy \"fonction_1_1:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "D:/github/chenillard/top/top.bdf" { { 224 712 872 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741187515774 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[6\] " "Inserted always-enabled tri-state buffer between \"hex0\[6\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[5\] " "Inserted always-enabled tri-state buffer between \"hex0\[5\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[4\] " "Inserted always-enabled tri-state buffer between \"hex0\[4\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[3\] " "Inserted always-enabled tri-state buffer between \"hex0\[3\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[2\] " "Inserted always-enabled tri-state buffer between \"hex0\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[1\] " "Inserted always-enabled tri-state buffer between \"hex0\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex0\[0\] " "Inserted always-enabled tri-state buffer between \"hex0\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[6\] " "Inserted always-enabled tri-state buffer between \"hex1\[6\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[5\] " "Inserted always-enabled tri-state buffer between \"hex1\[5\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[4\] " "Inserted always-enabled tri-state buffer between \"hex1\[4\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[3\] " "Inserted always-enabled tri-state buffer between \"hex1\[3\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[2\] " "Inserted always-enabled tri-state buffer between \"hex1\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[1\] " "Inserted always-enabled tri-state buffer between \"hex1\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex1\[0\] " "Inserted always-enabled tri-state buffer between \"hex1\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[6\] " "Inserted always-enabled tri-state buffer between \"hex2\[6\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[5\] " "Inserted always-enabled tri-state buffer between \"hex2\[5\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[4\] " "Inserted always-enabled tri-state buffer between \"hex2\[4\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[3\] " "Inserted always-enabled tri-state buffer between \"hex2\[3\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[2\] " "Inserted always-enabled tri-state buffer between \"hex2\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[1\] " "Inserted always-enabled tri-state buffer between \"hex2\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex2\[0\] " "Inserted always-enabled tri-state buffer between \"hex2\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[6\] " "Inserted always-enabled tri-state buffer between \"hex3\[6\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[5\] " "Inserted always-enabled tri-state buffer between \"hex3\[5\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[4\] " "Inserted always-enabled tri-state buffer between \"hex3\[4\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[3\] " "Inserted always-enabled tri-state buffer between \"hex3\[3\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[2\] " "Inserted always-enabled tri-state buffer between \"hex3\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[1\] " "Inserted always-enabled tri-state buffer between \"hex3\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex3\[0\] " "Inserted always-enabled tri-state buffer between \"hex3\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[7\] " "Inserted always-enabled tri-state buffer between \"ledg\[7\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[6\] " "Inserted always-enabled tri-state buffer between \"ledg\[6\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[5\] " "Inserted always-enabled tri-state buffer between \"ledg\[5\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[4\] " "Inserted always-enabled tri-state buffer between \"ledg\[4\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[3\] " "Inserted always-enabled tri-state buffer between \"ledg\[3\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[2\] " "Inserted always-enabled tri-state buffer between \"ledg\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[1\] " "Inserted always-enabled tri-state buffer between \"ledg\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledg\[0\] " "Inserted always-enabled tri-state buffer between \"ledg\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[7\] " "Inserted always-enabled tri-state buffer between \"ledr\[7\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[6\] " "Inserted always-enabled tri-state buffer between \"ledr\[6\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[5\] " "Inserted always-enabled tri-state buffer between \"ledr\[5\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[4\] " "Inserted always-enabled tri-state buffer between \"ledr\[4\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[3\] " "Inserted always-enabled tri-state buffer between \"ledr\[3\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[2\] " "Inserted always-enabled tri-state buffer between \"ledr\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[1\] " "Inserted always-enabled tri-state buffer between \"ledr\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledr\[0\] " "Inserted always-enabled tri-state buffer between \"ledr\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1741187516124 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1741187516124 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex0~synth " "Node \"hex0~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 736 1504 1680 752 "hex0\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex1~synth " "Node \"hex1~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 976 1512 1688 992 "hex1\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex2~synth " "Node \"hex2~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1216 1544 1720 1232 "hex2\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex3~synth " "Node \"hex3~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 1440 1520 1696 1456 "hex3\[6..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledg~synth " "Node \"ledg~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 496 1504 1680 512 "ledg\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledr~synth " "Node \"ledr~synth\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 256 1472 1648 272 "ledr\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516204 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1741187516204 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "fonction_2_7:inst45\|etape\[0\] Low " "Register fonction_2_7:inst45\|etape\[0\] will power up to Low" {  } { { "../fonction_2_7.vhd" "" { Text "D:/github/chenillard/fonction_2_7.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1741187516204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "fonction_2_7:inst45\|etape\[31\] Low " "Register fonction_2_7:inst45\|etape\[31\] will power up to Low" {  } { { "../fonction_2_7.vhd" "" { Text "D:/github/chenillard/fonction_2_7.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1741187516204 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1741187516204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1741187516524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516524 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 408 48 216 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516579 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 408 48 216 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516579 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 408 48 216 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516579 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 408 48 216 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516579 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 448 48 216 464 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516579 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.bdf" "" { Schematic "D:/github/chenillard/top/top.bdf" { { 448 48 216 464 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741187516579 "|top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1741187516579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1741187516579 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1741187516579 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1741187516579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1741187516579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1741187516579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741187516600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 16:11:56 2025 " "Processing ended: Wed Mar 05 16:11:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741187516600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741187516600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741187516600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1741187516600 ""}
