{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:54:07 2022 " "Info: Processing started: Wed Dec 07 21:54:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ab7_working -c ab7_working " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ab7_working -c ab7_working" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ab7_working " "Warning: Ignored assignments for entity \"ab7_working\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ab7_working -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity ab7_working -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ab7_working -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ab7_working -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sv73_cdiv1 " "Warning: Ignored assignments for entity \"sv73_cdiv1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s73_cdiv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s73_cdiv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s73_cdiv1 " "Info: Found entity 1: s73_cdiv1" {  } { { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s74_pwm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s74_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s74_pwm " "Info: Found entity 1: s74_pwm" {  } { { "s74_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s74_pwm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s75_counters.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s75_counters.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s75_counters " "Info: Found entity 1: s75_counters" {  } { { "s75_counters.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s75_counters.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv72.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv72.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv72 " "Info: Found entity 1: sv72" {  } { { "sv72.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv72.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv73_cdiv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv73_cdiv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv73_cdiv1 " "Info: Found entity 1: sv73_cdiv1" {  } { { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pwm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sw_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sw_pwm " "Info: Found entity 1: sw_pwm" {  } { { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v71_revcnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v71_revcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 v71_revcnt " "Info: Found entity 1: v71_revcnt" {  } { { "v71_revcnt.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v71_revcnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v72_24cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v72_24cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 v72_24cnt " "Info: Found entity 1: v72_24cnt" {  } { { "v72_24cnt.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v72_24cnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v73_cdiv1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v73_cdiv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 v73_cdiv1 " "Info: Found entity 1: v73_cdiv1" {  } { { "v73_cdiv1.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v73_cdiv1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v74_pwm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v74_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 v74_pwm " "Info: Found entity 1: v74_pwm" {  } { { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v75_4not.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v75_4not.v" { { "Info" "ISGN_ENTITY_NAME" "1 v75_4not " "Info: Found entity 1: v75_4not" {  } { { "v75_4not.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v75_4not.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s71.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s71.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s71 " "Info: Found entity 1: s71" {  } { { "s71.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s71.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sv73_cdiv1 " "Info: Elaborating entity \"sv73_cdiv1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s73_cdiv1 s73_cdiv1:inst " "Info: Elaborating entity \"s73_cdiv1\" for hierarchy \"s73_cdiv1:inst\"" {  } { { "sv73_cdiv1.bdf" "inst" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 176 480 608 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4count s73_cdiv1:inst\|4count:inst " "Info: Elaborating entity \"4count\" for hierarchy \"s73_cdiv1:inst\|4count:inst\"" {  } { { "s73_cdiv1.bdf" "inst" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 184 688 808 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "s73_cdiv1:inst\|4count:inst " "Info: Elaborated megafunction instantiation \"s73_cdiv1:inst\|4count:inst\"" {  } { { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 184 688 808 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v73_cdiv1 v73_cdiv1:inst1 " "Info: Elaborating entity \"v73_cdiv1\" for hierarchy \"v73_cdiv1:inst1\"" {  } { { "sv73_cdiv1.bdf" "inst1" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 488 608 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 v73_cdiv1.v(8) " "Warning (10230): Verilog HDL assignment warning at v73_cdiv1.v(8): truncated value with size 32 to match size of target (4)" {  } { { "v73_cdiv1.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v73_cdiv1.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ab7_working " "Warning: Ignored assignments for entity \"ab7_working\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ab7_working -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity ab7_working -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ab7_working -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ab7_working -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Info: Implemented 12 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:54:08 2022 " "Info: Processing ended: Wed Dec 07 21:54:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:54:09 2022 " "Info: Processing started: Wed Dec 07 21:54:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ab7_working EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ab7_working" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "Warning: No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_clr " "Info: Pin s_clr not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_clr } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 200 720 896 216 "s_clr" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_clr " "Info: Pin v_clr not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_clr } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[3\] " "Info: Pin s_q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[3] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[2\] " "Info: Pin s_q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[2] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[1\] " "Info: Pin s_q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[1] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[0\] " "Info: Pin s_q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[0] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[3\] " "Info: Pin v_q3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[3] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[2\] " "Info: Pin v_q3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[2] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[1\] " "Info: Pin v_q3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[1] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[0\] " "Info: Pin v_q3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[0] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[0\] " "Info: Pin n\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[0] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[2\] " "Info: Pin n\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[2] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[3\] " "Info: Pin n\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[3] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[1\] " "Info: Pin n\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[1] } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node c (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c } } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 4 10 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 4 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.360 ns register register " "Info: Estimated most critical path is register to register delay of 1.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s73_cdiv1:inst\|4count:inst\|45 1 REG LAB_X7_Y3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y3; Fanout = 5; REG Node = 's73_cdiv1:inst\|4count:inst\|45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s73_cdiv1:inst|4count:inst|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns s73_cdiv1:inst\|inst5~41 2 COMB LAB_X7_Y3 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 's73_cdiv1:inst\|inst5~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { s73_cdiv1:inst|4count:inst|45 s73_cdiv1:inst|inst5~41 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.804 ns s73_cdiv1:inst\|inst5 3 COMB LAB_X7_Y3 5 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.804 ns; Loc. = LAB_X7_Y3; Fanout = 5; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.205 ns s73_cdiv1:inst\|4count:inst\|42 4 COMB LAB_X7_Y3 1 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 1.205 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 's73_cdiv1:inst\|4count:inst\|42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 864 928 128 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.360 ns s73_cdiv1:inst\|4count:inst\|46 5 REG LAB_X7_Y3 6 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.360 ns; Loc. = LAB_X7_Y3; Fanout = 6; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 68.97 % ) " "Info: Total cell delay = 0.938 ns ( 68.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 31.03 % ) " "Info: Total interconnect delay = 0.422 ns ( 31.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { s73_cdiv1:inst|4count:inst|45 s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "2 " "Info: Duplicated 2 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "2 " "Info: Duplicated 2 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_clr 0 " "Info: Pin \"s_clr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_clr 0 " "Info: Pin \"v_clr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_q\[3\] 0 " "Info: Pin \"s_q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_q\[2\] 0 " "Info: Pin \"s_q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_q\[1\] 0 " "Info: Pin \"s_q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_q\[0\] 0 " "Info: Pin \"s_q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_q3\[3\] 0 " "Info: Pin \"v_q3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_q3\[2\] 0 " "Info: Pin \"v_q3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_q3\[1\] 0 " "Info: Pin \"v_q3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_q3\[0\] 0 " "Info: Pin \"v_q3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:54:11 2022 " "Info: Processing ended: Wed Dec 07 21:54:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:54:11 2022 " "Info: Processing started: Wed Dec 07 21:54:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:54:12 2022 " "Info: Processing ended: Wed Dec 07 21:54:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:54:13 2022 " "Info: Processing started: Wed Dec 07 21:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c register register s73_cdiv1:inst\|4count:inst\|43 s73_cdiv1:inst\|4count:inst\|46 500.0 MHz Internal " "Info: Clock \"c\" Internal fmax is restricted to 500.0 MHz between source register \"s73_cdiv1:inst\|4count:inst\|43\" and destination register \"s73_cdiv1:inst\|4count:inst\|46\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.149 ns + Longest register register " "Info: + Longest register to register delay is 1.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s73_cdiv1:inst\|4count:inst\|43 1 REG LCFF_X7_Y3_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y3_N25; Fanout = 2; REG Node = 's73_cdiv1:inst\|4count:inst\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s73_cdiv1:inst|4count:inst|43 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 712 1032 1096 792 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.225 ns) 0.440 ns s73_cdiv1:inst\|inst5~41 2 COMB LCCOMB_X7_Y3_N14 1 " "Info: 2: + IC(0.215 ns) + CELL(0.225 ns) = 0.440 ns; Loc. = LCCOMB_X7_Y3_N14; Fanout = 1; COMB Node = 's73_cdiv1:inst\|inst5~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { s73_cdiv1:inst|4count:inst|43 s73_cdiv1:inst|inst5~41 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 0.695 ns s73_cdiv1:inst\|inst5 3 COMB LCCOMB_X7_Y3_N16 6 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 0.695 ns; Loc. = LCCOMB_X7_Y3_N16; Fanout = 6; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 0.994 ns s73_cdiv1:inst\|4count:inst\|42 4 COMB LCCOMB_X7_Y3_N2 1 " "Info: 4: + IC(0.246 ns) + CELL(0.053 ns) = 0.994 ns; Loc. = LCCOMB_X7_Y3_N2; Fanout = 1; COMB Node = 's73_cdiv1:inst\|4count:inst\|42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 864 928 128 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.149 ns s73_cdiv1:inst\|4count:inst\|46 5 REG LCFF_X7_Y3_N3 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.149 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 7; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.486 ns ( 42.30 % ) " "Info: Total cell delay = 0.486 ns ( 42.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.663 ns ( 57.70 % ) " "Info: Total interconnect delay = 0.663 ns ( 57.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { s73_cdiv1:inst|4count:inst|43 s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.149 ns" { s73_cdiv1:inst|4count:inst|43 {} s73_cdiv1:inst|inst5~41 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|42 {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.215ns 0.202ns 0.246ns 0.000ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns s73_cdiv1:inst\|4count:inst\|46 3 REG LCFF_X7_Y3_N3 7 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 7; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.488 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns s73_cdiv1:inst\|4count:inst\|43 3 REG LCFF_X7_Y3_N25 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y3_N25; Fanout = 2; REG Node = 's73_cdiv1:inst\|4count:inst\|43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { c~clkctrl s73_cdiv1:inst|4count:inst|43 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 712 1032 1096 792 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|43 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|43 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|43 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|43 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 712 1032 1096 792 "43" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { s73_cdiv1:inst|4count:inst|43 s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.149 ns" { s73_cdiv1:inst|4count:inst|43 {} s73_cdiv1:inst|inst5~41 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|42 {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.215ns 0.202ns 0.246ns 0.000ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|43 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|43 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { s73_cdiv1:inst|4count:inst|46 {} } {  } {  } "" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "s73_cdiv1:inst\|4count:inst\|46 n\[3\] c 4.471 ns register " "Info: tsu for register \"s73_cdiv1:inst\|4count:inst\|46\" (data pin = \"n\[3\]\", clock pin = \"c\") is 4.471 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.869 ns + Longest pin register " "Info: + Longest pin to register delay is 6.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns n\[3\] 1 PIN PIN_C17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C17; Fanout = 2; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.957 ns) + CELL(0.346 ns) 6.160 ns s73_cdiv1:inst\|inst5~41 2 COMB LCCOMB_X7_Y3_N14 1 " "Info: 2: + IC(4.957 ns) + CELL(0.346 ns) = 6.160 ns; Loc. = LCCOMB_X7_Y3_N14; Fanout = 1; COMB Node = 's73_cdiv1:inst\|inst5~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { n[3] s73_cdiv1:inst|inst5~41 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 6.415 ns s73_cdiv1:inst\|inst5 3 COMB LCCOMB_X7_Y3_N16 6 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 6.415 ns; Loc. = LCCOMB_X7_Y3_N16; Fanout = 6; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 6.714 ns s73_cdiv1:inst\|4count:inst\|42 4 COMB LCCOMB_X7_Y3_N2 1 " "Info: 4: + IC(0.246 ns) + CELL(0.053 ns) = 6.714 ns; Loc. = LCCOMB_X7_Y3_N2; Fanout = 1; COMB Node = 's73_cdiv1:inst\|4count:inst\|42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 864 928 128 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.869 ns s73_cdiv1:inst\|4count:inst\|46 5 REG LCFF_X7_Y3_N3 7 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 6.869 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 7; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 21.31 % ) " "Info: Total cell delay = 1.464 ns ( 21.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.405 ns ( 78.69 % ) " "Info: Total interconnect delay = 5.405 ns ( 78.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.869 ns" { n[3] s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.869 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~41 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|42 {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 4.957ns 0.202ns 0.246ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns s73_cdiv1:inst\|4count:inst\|46 3 REG LCFF_X7_Y3_N3 7 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 7; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.869 ns" { n[3] s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|42 s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.869 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~41 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|42 {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 4.957ns 0.202ns 0.246ns 0.000ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c s_q\[0\] s73_cdiv1:inst\|4count:inst\|46 6.659 ns register " "Info: tco from clock \"c\" to destination pin \"s_q\[0\]\" through register \"s73_cdiv1:inst\|4count:inst\|46\" is 6.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns s73_cdiv1:inst\|4count:inst\|46 3 REG LCFF_X7_Y3_N3 7 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 7; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.077 ns + Longest register pin " "Info: + Longest register to pin delay is 4.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s73_cdiv1:inst\|4count:inst\|46 1 REG LCFF_X7_Y3_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y3_N3; Fanout = 7; REG Node = 's73_cdiv1:inst\|4count:inst\|46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(1.952 ns) 4.077 ns s_q\[0\] 2 PIN PIN_F16 0 " "Info: 2: + IC(2.125 ns) + CELL(1.952 ns) = 4.077 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 's_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { s73_cdiv1:inst|4count:inst|46 s_q[0] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 47.88 % ) " "Info: Total cell delay = 1.952 ns ( 47.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 52.12 % ) " "Info: Total interconnect delay = 2.125 ns ( 52.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { s73_cdiv1:inst|4count:inst|46 s_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { s73_cdiv1:inst|4count:inst|46 {} s_q[0] {} } { 0.000ns 2.125ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|46 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|46 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { s73_cdiv1:inst|4count:inst|46 s_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { s73_cdiv1:inst|4count:inst|46 {} s_q[0] {} } { 0.000ns 2.125ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "n\[3\] s_clr 8.912 ns Longest " "Info: Longest tpd from source pin \"n\[3\]\" to destination pin \"s_clr\" is 8.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns n\[3\] 1 PIN PIN_C17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C17; Fanout = 2; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.957 ns) + CELL(0.346 ns) 6.160 ns s73_cdiv1:inst\|inst5~41 2 COMB LCCOMB_X7_Y3_N14 1 " "Info: 2: + IC(4.957 ns) + CELL(0.346 ns) = 6.160 ns; Loc. = LCCOMB_X7_Y3_N14; Fanout = 1; COMB Node = 's73_cdiv1:inst\|inst5~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { n[3] s73_cdiv1:inst|inst5~41 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 6.415 ns s73_cdiv1:inst\|inst5 3 COMB LCCOMB_X7_Y3_N16 6 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 6.415 ns; Loc. = LCCOMB_X7_Y3_N16; Fanout = 6; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(1.952 ns) 8.912 ns s_clr 4 PIN PIN_W14 0 " "Info: 4: + IC(0.545 ns) + CELL(1.952 ns) = 8.912 ns; Loc. = PIN_W14; Fanout = 0; PIN Node = 's_clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { s73_cdiv1:inst|inst5 s_clr } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 200 720 896 216 "s_clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 36.00 % ) " "Info: Total cell delay = 3.208 ns ( 36.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.704 ns ( 64.00 % ) " "Info: Total interconnect delay = 5.704 ns ( 64.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { n[3] s73_cdiv1:inst|inst5~41 s73_cdiv1:inst|inst5 s_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~41 {} s73_cdiv1:inst|inst5 {} s_clr {} } { 0.000ns 0.000ns 4.957ns 0.202ns 0.545ns } { 0.000ns 0.857ns 0.346ns 0.053ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "s73_cdiv1:inst\|4count:inst\|44 n\[0\] c -2.843 ns register " "Info: th for register \"s73_cdiv1:inst\|4count:inst\|44\" (data pin = \"n\[0\]\", clock pin = \"c\") is -2.843 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.488 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns s73_cdiv1:inst\|4count:inst\|44 3 REG LCFF_X7_Y3_N23 5 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y3_N23; Fanout = 5; REG Node = 's73_cdiv1:inst\|4count:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { c~clkctrl s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.480 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns n\[0\] 1 PIN PIN_V18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 2; PIN Node = 'n\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[0] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.857 ns) + CELL(0.357 ns) 5.034 ns s73_cdiv1:inst\|inst5 2 COMB LCCOMB_X7_Y3_N16 6 " "Info: 2: + IC(3.857 ns) + CELL(0.357 ns) = 5.034 ns; Loc. = LCCOMB_X7_Y3_N16; Fanout = 6; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { n[0] s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 5.325 ns s73_cdiv1:inst\|4count:inst\|40 3 COMB LCCOMB_X7_Y3_N22 1 " "Info: 3: + IC(0.238 ns) + CELL(0.053 ns) = 5.325 ns; Loc. = LCCOMB_X7_Y3_N22; Fanout = 1; COMB Node = 's73_cdiv1:inst\|4count:inst\|40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|40 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 864 928 544 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.480 ns s73_cdiv1:inst\|4count:inst\|44 4 REG LCFF_X7_Y3_N23 5 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.480 ns; Loc. = LCFF_X7_Y3_N23; Fanout = 5; REG Node = 's73_cdiv1:inst\|4count:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s73_cdiv1:inst|4count:inst|40 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 25.27 % ) " "Info: Total cell delay = 1.385 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.095 ns ( 74.73 % ) " "Info: Total interconnect delay = 4.095 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { n[0] s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|40 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { n[0] {} n[0]~combout {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|40 {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 3.857ns 0.238ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { c c~clkctrl s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { c {} c~combout {} c~clkctrl {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { n[0] s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|40 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { n[0] {} n[0]~combout {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|40 {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 3.857ns 0.238ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:54:13 2022 " "Info: Processing ended: Wed Dec 07 21:54:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
