{"vcs1":{"timestamp_begin":1703848385.468372430, "rt":1.64, "ut":0.95, "st":0.20}}
{"vcselab":{"timestamp_begin":1703848387.190335967, "rt":0.77, "ut":0.31, "st":0.10}}
{"link":{"timestamp_begin":1703848388.022698162, "rt":0.27, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703848385.011647052}
{"VCS_COMP_START_TIME": 1703848385.011647052}
{"VCS_COMP_END_TIME": 1703848390.389570149}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 346704}}
{"vcselab": {"peak_mem": 227152}}
