# AES-128-decryption-using-Verilog
designing a hardware using Verilog to decrypt AES message and implement the design with less than 3% of zynq FPGA resources in one-lab CU competition
