
---------- Begin Simulation Statistics ----------
final_tick                                31997212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208630                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435684                       # Number of bytes of host memory used
host_op_rate                                   350983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.46                       # Real time elapsed on the host
host_tick_rate                              504228688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13239181                       # Number of instructions simulated
sim_ops                                      22272565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031997                       # Number of seconds simulated
sim_ticks                                 31997212000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3239181                       # Number of instructions committed
system.cpu0.committedOps                      5909104                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.756342                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1860987                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     537564                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2017                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2762139                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        10354                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       54316188                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050617                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1206754                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu0.numCycles                        63994367                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.04%      0.04% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2939624     49.75%     49.78% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.79% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.82% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.02%     49.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.02%     49.85% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.85% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.89% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.38%     53.27% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.26%     55.53% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     55.56% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2626116     44.44%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 5909104                       # Class of committed instruction
system.cpu0.tickCycles                        9678179                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.399442                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149523                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469156                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2717                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       31301067                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.156264                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764287                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          249                       # TLB misses on write requests
system.cpu1.numCycles                        63994424                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32693357                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       511629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1024300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       712815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3083                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1425695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3083                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             173022                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       405218                       # Transaction distribution
system.membus.trans_dist::CleanEvict           106411                       # Transaction distribution
system.membus.trans_dist::ReadExReq            339649                       # Transaction distribution
system.membus.trans_dist::ReadExResp           339648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173022                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1536970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1536970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1536970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     58744832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     58744832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                58744832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            512671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  512671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              512671                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2863455500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2712558500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1197822                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1197822                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1197822                       # number of overall hits
system.cpu0.icache.overall_hits::total        1197822                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8889                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8889                       # number of overall misses
system.cpu0.icache.overall_misses::total         8889                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    232545500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    232545500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    232545500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    232545500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1206711                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1206711                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1206711                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1206711                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007366                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007366                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007366                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007366                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26161.041737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26161.041737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26161.041737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26161.041737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8873                       # number of writebacks
system.cpu0.icache.writebacks::total             8873                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    223656500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    223656500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    223656500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    223656500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007366                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007366                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007366                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007366                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25161.041737                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25161.041737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25161.041737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25161.041737                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8873                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1197822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1197822                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    232545500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    232545500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1206711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1206711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26161.041737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26161.041737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    223656500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    223656500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007366                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007366                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25161.041737                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25161.041737                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999545                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1206711                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8889                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           135.753291                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999545                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9662577                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9662577                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2603798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2603798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2603798                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2603798                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       685626                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        685626                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       685626                       # number of overall misses
system.cpu0.dcache.overall_misses::total       685626                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  56410209000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  56410209000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  56410209000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  56410209000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3289424                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3289424                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3289424                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3289424                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.208433                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.208433                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.208433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.208433                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82275.481093                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82275.481093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82275.481093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82275.481093                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       337715                       # number of writebacks
system.cpu0.dcache.writebacks::total           337715                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       333620                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       333620                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       333620                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       333620                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       352006                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       352006                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       352006                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       352006                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  28105427500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  28105427500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  28105427500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  28105427500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107011                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107011                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107011                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107011                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79843.603518                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79843.603518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79843.603518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79843.603518                       # average overall mshr miss latency
system.cpu0.dcache.replacements                351989                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       518627                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         518627                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    418651000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    418651000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       535030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       535030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.030658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25522.831189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25522.831189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    388841500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    388841500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.030096                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030096                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24148.646131                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24148.646131                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2085171                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2085171                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       669223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       669223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  55991558000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  55991558000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2754394                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2754394                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.242966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.242966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83666.517738                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83666.517738                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       333319                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       333319                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       335904                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       335904                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  27716586000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  27716586000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.121952                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.121952                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82513.414547                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82513.414547                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2955803                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           352005                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.397048                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999573                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26667397                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26667397                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692610                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692610                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692610                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692610                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71613                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71613                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71613                       # number of overall misses
system.cpu1.icache.overall_misses::total        71613                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1351406500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1351406500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1351406500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1351406500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764223                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764223                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764223                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764223                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18870.966165                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18870.966165                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18870.966165                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18870.966165                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        71597                       # number of writebacks
system.cpu1.icache.writebacks::total            71597                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        71613                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        71613                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        71613                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        71613                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1279793500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1279793500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1279793500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1279793500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015031                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17870.966165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17870.966165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17870.966165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17870.966165                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71597                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71613                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71613                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1351406500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1351406500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18870.966165                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18870.966165                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        71613                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        71613                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1279793500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1279793500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17870.966165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17870.966165                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999535                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71613                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            66.527348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999535                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999971                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38185397                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38185397                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1809582                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1809582                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1809639                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1809639                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290959                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290959                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       291016                       # number of overall misses
system.cpu1.dcache.overall_misses::total       291016                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  16952542000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16952542000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  16952542000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16952542000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100541                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100541                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100655                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100655                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138536                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138536                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58264.367145                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58264.367145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58252.955164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58252.955164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       176067                       # number of writebacks
system.cpu1.dcache.writebacks::total           176067                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10644                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  15997511000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15997511000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  15998640000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15998640000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133449                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133449                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133469                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 57069.764372                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57069.764372                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 57062.188806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57062.188806                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280356                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  15546588500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15546588500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462329                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462329                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57602.144900                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57602.144900                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15202245500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15202245500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56634.139754                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56634.139754                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        21063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1405953500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1405953500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.033003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66749.916916                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66749.916916                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         9177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         9177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    795265500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    795265500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66907.748612                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66907.748612                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1129000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1129000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 19807.017544                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 19807.017544                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999560                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090011                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.454421                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999560                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17085612                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17085612                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7271                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66607                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              107802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200209                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7271                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18529                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66607                       # number of overall hits
system.l2.overall_hits::.cpu1.data             107802                       # number of overall hits
system.l2.overall_hits::total                  200209                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            333477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            172570                       # number of demand (read+write) misses
system.l2.demand_misses::total                 512671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1618                       # number of overall misses
system.l2.overall_misses::.cpu0.data           333477                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5006                       # number of overall misses
system.l2.overall_misses::.cpu1.data           172570                       # number of overall misses
system.l2.overall_misses::total                512671                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    129558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  27311487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    418890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  14437024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42296959500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    129558500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  27311487000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    418890000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  14437024000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42296959500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          352006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           71613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712880                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         352006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          71613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712880                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.182023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.947362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.069904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.615504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719155                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.182023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.947362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.069904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.615504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719155                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80073.238566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81899.162461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83677.586896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83658.944197                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82503.124811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80073.238566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81899.162461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83677.586896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83658.944197                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82503.124811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              405218                       # number of writebacks
system.l2.writebacks::total                    405218                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       333477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       172570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            512671                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       333477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       172570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           512671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    113378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  23976727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    368830000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  12711324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37170259500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    113378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  23976727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    368830000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  12711324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37170259500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.182023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.947362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.069904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.615504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719155                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.182023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.947362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.069904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.615504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70073.238566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71899.192448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73677.586896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73658.944197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72503.144317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70073.238566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71899.192448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73677.586896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73658.944197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72503.144317                       # average overall mshr miss latency
system.l2.replacements                         514676                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80470                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80470                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80470                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80470                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         330768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              339649                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  27088326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    743984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27832310500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       335904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            347790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.984710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.747182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81895.245308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83772.548136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81944.332237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       330768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         339649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  23780656500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    655174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24435830500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.984710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.747182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71895.275541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73772.548136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71944.361679                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         66607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    129558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    418890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    548448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        71613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.182023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.069904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.082284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80073.238566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83677.586896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82797.176932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5006                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    113378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    368830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    482208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.182023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.069904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.082284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70073.238566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73677.586896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72797.176932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       104797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            118190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       163689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          166398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    223160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13693040000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13916200500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.168240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.609674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82377.445552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83652.780578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83632.017813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       163689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    196070500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12056150000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12252220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.168240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.609674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72377.445552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73652.780578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73632.017813                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.313410                       # Cycle average of tags in use
system.l2.tags.total_refs                     1425658                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    515700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.764510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.373306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.658085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      505.013601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       53.783904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      454.484514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.493177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.052523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.443833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11921260                       # Number of tag accesses
system.l2.tags.data_accesses                 11921260                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      21342528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        320384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      11044480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32810944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       103552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       320384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        423936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25933952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25933952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         333477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         172570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              512671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       405218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             405218                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3236282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        667012113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10012872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        345170073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1025431341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3236282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10012872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13249154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      810506615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            810506615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      810506615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3236282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       667012113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10012872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       345170073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1835937956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    405216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    333463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    172395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131282250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1388482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             380673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      512671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     405218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    512671                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   405218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             72644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33418                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6368105750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2562410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15977143250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12426.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31176.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  371066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                512671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               405218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  407468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        99626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    589.496236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   359.911788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.498049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25086     25.18%     25.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9496      9.53%     34.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5831      5.85%     40.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4904      4.92%     45.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3244      3.26%     48.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3399      3.41%     52.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3008      3.02%     55.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2349      2.36%     57.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42309     42.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        99626                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.372570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.576301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.615805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24860     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           227      0.90%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            38      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.099973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.526851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23998     95.40%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              240      0.95%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              369      1.47%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              465      1.85%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               78      0.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32798848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25932160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32810944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25933952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1025.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       810.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1025.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    810.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31997197000                       # Total gap between requests
system.mem_ctrls.avgGap                      34859.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       103552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     21341632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       320384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     11033280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25932160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3236281.961065858137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 666984110.990670084953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10012872.371505368501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 344820042.446198165417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 810450610.509440660477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       333477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       172570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       405218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     47027500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10201789750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    163382000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5564944000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 794788979250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29065.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30592.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32637.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32247.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1961386.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            455446320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            242056485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2191530180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1179234540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2525555760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13789302060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        674885760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21058011105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        658.120186                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1527185500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1068340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29401686500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            255919020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            136024185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1467591300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          935857260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2525555760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11402594070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2684745120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19408286715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.561807                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6756696500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1068340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24172175500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            365090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       919000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          228021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           347790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          347789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80502                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1056000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       214823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2138574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     44142080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9165440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     29212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               83656384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          514676                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25933952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1227556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002511                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1224473     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3083      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1227556                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1307099500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420603907                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         107443951                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         528530452                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13345975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31997212000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
