==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'dct/dct.c' ... 
dct/dct.c:46:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,Xmat,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:47:22: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(temp, Tinv, Ymat);
                                   ^~~~
dct/matrixmath.h:10:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:59:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,Xmat,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:60:22: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(temp, T, Ymat);
                                   ^
dct/matrixmath.h:10:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:64:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,Xmat,temp);
                             ^
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:65:22: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(temp, Tinv, Xmat2);
                                   ^~~~
dct/matrixmath.h:10:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/dct.c:71:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,Xmat2,temp);
                             ^~~~
dct/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
dct/dct.c:72:22: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(temp, T, Ymat);
                                   ^
dct/matrixmath.h:10:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
8 warnings generated.
@I [HLS-10] Analyzing design file 'dct/matrixmath.c' ... 
@I [HLS-10] Analyzing design file 'dct/quant.c' ... 
dct/quant.c:24:19: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                DOT_Multiply(X, QMatrix, Y);
                                ^~~~~~~
dct/matrixmath.h:15:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
dct/quant.c:28:17: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                DOT_Divide(X, QMatrix, Y);
                              ^~~~~~~
dct/matrixmath.h:18:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
2 warnings generated.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'DOT_Multiply' into 'Quant' (dct/quant.c:24) automatically.
@I [XFORM-602] Inlining function 'DOT_Divide' into 'Quant' (dct/quant.c:28) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (dct/matrixmath.c:19) in function 'MAT_Multiply' for pipelining.
@I [XFORM-501] Unrolling loop 'Product' (dct/matrixmath.c:24) in function 'MAT_Multiply' completely.
@I [XFORM-101] Partitioning array 'temp' (dct/dct.c:19) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'Tinv'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.0' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.1' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.2' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.3' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.4' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.5' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.6' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'B_cached.7' (dct/matrixmath.c:9) in dimension 1 completely.
@I [XFORM-602] Inlining function 'DOT_Multiply' into 'Quant' (dct/quant.c:24) automatically.
@I [XFORM-602] Inlining function 'DOT_Divide' into 'Quant' (dct/quant.c:28) automatically.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (dct/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply'.
@I [XFORM-721] Changing loop 'Loop_LoadRow_proc' (dct/matrixmath.c:11) to a process function for dataflow in function 'MAT_Multiply.1'.
@I [XFORM-721] Changing loop 'Loop_Row_proc' (dct/matrixmath.c:18) to a process function for dataflow in function 'MAT_Multiply.1'.
@I [XFORM-721] Changing loop 'Loop_1_proc' (dct/dct.c:27) to a process function for dataflow in function 'DCT'.
@I [XFORM-721] Changing loop 'Loop_2_proc' (dct/dct.c:36) to a process function for dataflow in function 'DCT'.
@I [XFORM-721] Changing loop 'Loop_3_proc' (dct/dct.c:82) to a process function for dataflow in function 'DCT'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply' (dct/matrixmath.c:4), detected/extracted 2 process function(s):
	 'MAT_Multiply_Loop_LoadRow_proc'
	 'MAT_Multiply_Loop_Row_proc'.
@I [XFORM-712] Applying dataflow to function 'MAT_Multiply.1' (dct/matrixmath.c:7:1), detected/extracted 2 process function(s):
	 'MAT_Multiply.1_Loop_LoadRow_proc'
	 'MAT_Multiply.1_Loop_Row_proc'.
@I [XFORM-712] Applying dataflow to function 'DCT' (dct/dct.c:7), detected/extracted 4 process function(s):
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Block__proc1'
	 'Loop_3_proc1'.
@I [XFORM-401] Performing if-conversion on hyperblock from (dct/dct.c:84:3) to (dct/dct.c:82:32) in function 'Loop_3_proc1'... converting 3 basic blocks.
@I [XFORM-541] Flattening a loop nest 'LoadRow' (dct/matrixmath.c:11:31) in function 'MAT_Multiply_Loop_LoadRow_proc'.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:18:3) in function 'MAT_Multiply_Loop_Row_proc'.
@I [XFORM-541] Flattening a loop nest 'LoadRow' (dct/matrixmath.c:11:31) in function 'MAT_Multiply.1_Loop_LoadRow_proc'.
@I [XFORM-541] Flattening a loop nest 'Row' (dct/matrixmath.c:18:3) in function 'MAT_Multiply.1_Loop_Row_proc'.
@W [XFORM-631] Renaming function 'MAT_Multiply.1_Loop_LoadRow_proc' (dct/matrixmath.c:11:4) into MAT_Multiply.1_Loop_LoadRow_pr.
@I [HLS-111] Elapsed time: 100.967 seconds; current memory usage: 201 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'DCT' ...
@W [SYN-103] Legalizing function name 'DCT_MAT_Multiply.1_Loop_LoadRow_pr' to 'DCT_MAT_Multiply_1_Loop_LoadRow_pr'.
@W [SYN-103] Legalizing function name 'DCT_MAT_Multiply.1_Loop_Row_proc' to 'DCT_MAT_Multiply_1_Loop_Row_proc'.
@W [SYN-103] Legalizing function name 'DCT_MAT_Multiply.1' to 'DCT_MAT_Multiply_1'.
@W [SYN-103] Legalizing function name 'DCT_Block__proc1' to 'DCT_Block_proc1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.256 seconds; current memory usage: 202 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 202 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.051 seconds; current memory usage: 202 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.131 seconds; current memory usage: 202 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.078 seconds; current memory usage: 202 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.177 seconds; current memory usage: 202 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LoadRow_LoadCol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 8.578 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.751 seconds; current memory usage: 224 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_0_load_2') on array 'A_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 47.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.561 seconds; current memory usage: 225 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.298 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.193 seconds; current memory usage: 225 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.422 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_1_Loop_LoadRow_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'LoadRow_LoadCol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 24.307 seconds; current memory usage: 239 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_1_Loop_LoadRow_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.701 seconds; current memory usage: 245 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_1_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_load_2') on array 'A' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 47.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.551 seconds; current memory usage: 247 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_1_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.539 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_MAT_Multiply_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.202 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_MAT_Multiply_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.271 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Block_proc1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.165 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Block_proc1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.321 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT_Loop_3_proc1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.262 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT_Loop_3_proc1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.384 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.079 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.376 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Loop_1_proc'.
@I [HLS-111] Elapsed time: 0.391 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Loop_2_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Loop_2_proc'.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 248 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_Quant'.
@I [HLS-111] Elapsed time: 0.183 seconds; current memory usage: 249 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_LoadRow_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_LoadRow_proc'.
@I [HLS-111] Elapsed time: 2.159 seconds; current memory usage: 249 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 10 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 0.903 seconds; current memory usage: 251 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply'.
@I [HLS-111] Elapsed time: 0.473 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_1_Loop_LoadRow_pr' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_1_Loop_LoadRow_pr'.
@I [HLS-111] Elapsed time: 2.55 seconds; current memory usage: 269 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_1_Loop_Row_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'DCT_fadd_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'DCT_mux_8to1_sel3_32_1': 10 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_1_Loop_Row_proc'.
@I [HLS-111] Elapsed time: 0.928 seconds; current memory usage: 271 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_MAT_Multiply_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_MAT_Multiply_1'.
@I [HLS-111] Elapsed time: 0.487 seconds; current memory usage: 273 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Block_proc1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Block_proc1'.
@I [HLS-111] Elapsed time: 0.93 seconds; current memory usage: 275 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT_Loop_3_proc1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'DCT_Loop_3_proc1'.
@I [HLS-111] Elapsed time: 0.416 seconds; current memory usage: 276 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'DCT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'DCT/X' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'DCT/Y' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'DCT' to 'ap_ctrl_none'.
@I [RTGEN-100] Finished creating RTL model for 'DCT'.
@I [HLS-111] Elapsed time: 0.195 seconds; current memory usage: 276 MB.
@I [RTMG-279] Implementing memory 'DCT_Quant_QMatrix_rom' using auto ROMs.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_0_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_1_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_2_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_3_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_4_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_5_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_6_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_B_cached_7_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel' using Shift Registers.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_0_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_1_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_3_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_4_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_5_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_6_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_T_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_T_7_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_0_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_1_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_3_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_4_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_5_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_6_rom' using distributed ROMs.
@W [RTMG-274] Memory 'DCT_Block_proc1_Tinv_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'DCT_Block_proc1_Tinv_7_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'DCT_Block_proc1_Xmat2_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'DCT_Block_proc1_temp_0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'DCT_Xbuff_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'DCT_Xmat_memcore_ram' using block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_opt_type_02_loc_loc_loc_channe' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_DCT_opt_type_02_loc_loc_loc_channe_1' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'DCT'.
@I [WVHDL-304] Generating RTL VHDL for 'DCT'.
@I [WVLOG-307] Generating RTL Verilog for 'DCT'.
@I [HLS-112] Total elapsed time: 157.389 seconds; peak memory usage: 276 MB.
@I [LIC-101] Checked in feature [HLS]
