
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Atomic Operation Control (ATOMCTL) Register &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Passing boot parameters to the kernel" href="booting.html" />
    <link rel="prev" title="Xtensa Architecture" href="index.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="atomic-operation-control-atomctl-register">
<h1>Atomic Operation Control (ATOMCTL) Register<a class="headerlink" href="#atomic-operation-control-atomctl-register" title="Permalink to this headline">¶</a></h1>
<p>We Have Atomic Operation Control (ATOMCTL) Register.
This register determines the effect of using a S32C1I instruction
with various combinations of:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>With and without an Coherent Cache Controller which
can do Atomic Transactions to the memory internally.</p></li>
<li><p>With and without An Intelligent Memory Controller which
can do Atomic Transactions itself.</p></li>
</ol>
</div></blockquote>
<p>The Core comes up with a default value of for the three types of cache ops:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>0x28: (WB: Internal, WT: Internal, BY:Exception)
</pre></div>
</div>
<p>On the FPGA Cards we typically simulate an Intelligent Memory controller
which can implement  RCW transactions. For FPGA cards with an External
Memory controller we let it to the atomic operations internally while
doing a Cached (WB) transaction and use the Memory RCW for un-cached
operations.</p>
<p>For systems without an coherent cache controller, non-MX, we always
use the memory controllers RCW, thought non-MX controlers likely
support the Internal Operation.</p>
<dl class="simple">
<dt>CUSTOMER-WARNING:</dt><dd><p>Virtually all customers buy their memory controllers from vendors that
don’t support atomic RCW memory transactions and will likely want to
configure this register to not use RCW.</p>
</dd>
</dl>
<p>Developers might find using RCW in Bypass mode convenient when testing
with the cache being bypassed; for example studying cache alias problems.</p>
<p>See Section 4.3.12.4 of ISA; Bits:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>  WB     WT      BY
5   4 | 3   2 | 1   0
</pre></div>
</div>
<table class="docutils align-default">
<colgroup>
<col style="width: 15%" />
<col style="width: 30%" />
<col style="width: 30%" />
<col style="width: 25%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>2 Bit</p></th>
<th class="head"></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-even"><th class="head"><p>Field</p></th>
<th class="head"></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-odd"><th class="head"><p>Values</p></th>
<th class="head"><p>WB - Write Back</p></th>
<th class="head"><p>WT - Write Thru</p></th>
<th class="head"><p>BY - Bypass</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>Exception</p></td>
<td><p>Exception</p></td>
<td><p>Exception</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>RCW Transaction</p></td>
<td><p>RCW Transaction</p></td>
<td><p>RCW Transaction</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Internal Operation</p></td>
<td><p>Internal Operation</p></td>
<td><p>Reserved</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>Reserved</p></td>
<td><p>Reserved</p></td>
<td><p>Reserved</p></td>
</tr>
</tbody>
</table>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/xtensa/atomctl.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/xtensa/atomctl.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>