set_max_delay 10 -fall_from clk1 -through * -rise_to * -fall_to port* -ignore_clock_latency -probe -reset_path
