$date
	Sat Sep 24 14:59:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_gate_tb $end
$var wire 1 ! _LED $end
$var reg 1 " _BUT $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 1 " BUT $end
$var wire 1 ! LED $end
$upscope $end
$upscope $end
$enddefinitions $end
#2000000
$dumpvars
0#
0"
1!
$end
#2050000
1#
#2100000
0#
#2150000
1#
#2200000
0#
#2250000
1#
#2300000
0#
#2350000
1#
#2400000
0#
#2450000
1#
#2500000
0#
#2550000
1#
#2600000
0#
#2650000
1#
#2700000
0#
#2750000
1#
#2800000
0#
#2850000
1#
#2900000
0#
#2950000
1#
#3000000
0#
