Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_phase3_tb_behav xil_defaultlib.vga_phase3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 19 for port 'addra' [C:/Users/micha/Documents/Xilnux/VGA/vga_phase3/vga_phase3.srcs/sources_1/new/vga_phase3.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hsync
Compiling module xil_defaultlib.vsync
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.delay_two_cycle
Compiling module xil_defaultlib.delay_two_cycle_10bit
Compiling module xil_defaultlib.delay_two_cycle_20bit
Compiling module xil_defaultlib.vga_phase3
Compiling module xil_defaultlib.vga_phase3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_phase3_tb_behav
