# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 4.18.0-513.24.1.el8_9.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/alt_probe_testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/alt_probe.v 
# -- Compiling module source
# -- Compiling module probe
# 
# Top level modules:
# 	source
# 	probe
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/checksum_testbench.v 
# -- Compiling module crc12_tb
# 
# Top level modules:
# 	crc12_tb
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/checksum.v 
# -- Compiling module crc12
# 
# Top level modules:
# 	crc12
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/keccak800_testbench.v 
# -- Compiling module keccak_testbench
# 
# Top level modules:
# 	keccak_testbench
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/keccak800.v 
# -- Compiling module keccak_next_round
# -- Compiling module keccak_key_expand
# -- Compiling module keccak_theta
# -- Compiling module keccak_rho
# -- Compiling module keccak_pi
# -- Compiling module keccak_chi
# -- Compiling module keccak_iota
# -- Compiling module keccak_buffer
# -- Compiling module keccak_round
# -- Compiling module keccak_padding
# -- Compiling module keccak_hasher
# 
# Top level modules:
# 	keccak_hasher
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:53 on May 03,2024
# vlog -reportprogress 300 ../verilog/miner_testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:33:53 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:33:54 on May 03,2024
# vlog -reportprogress 300 ../verilog/miner.v 
# -- Compiling module cmp_256
# -- Compiling module odo_keccak
# ** Error: ../verilog/miner.v(48): (vlog-2163) Macro `THROUGHPUT is undefined.
# ** Error: (vlog-13069) ../verilog/miner.v(48): near ")": syntax error, unexpected ')'.
# -- Compiling module miner
# ** Error: ../verilog/miner.v(67): (vlog-2163) Macro `THROUGHPUT is undefined.
# ** Error: ../verilog/miner.v(77): (vlog-2163) Macro `THROUGHPUT is undefined.
# -- Compiling module pad_nonce
# -- Compiling module miner_top
# ** Error: ../verilog/miner.v(130): (vlog-2163) Macro `ODOKEY is undefined.
# ** Error: (vlog-13069) ../verilog/miner.v(130): near ";": syntax error, unexpected ';'.
# End time: 13:33:54 on May 03,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /vol/mentor/modelsim-2020.1/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 10
# /vol/mentor/modelsim-2020.1/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/miner.v "
vsim work.testbench
# vsim work.testbench 
# Start time: 13:34:14 on May 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../verilog/miner_testbench.v(40): Module 'odo_keccak' is not defined.
# ** Error: ../verilog/miner_testbench.v(55): Module 'miner' is not defined.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 13:34:15 on May 03,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
