============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Jun 10 2020  06:45:43 pm
  Module:                 mac5
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-150 ps) Setup Check with Pin csa_tree_add_14_36_groupi_retime_s12_7_reg/ck->d
          Group: clk
     Startpoint: (R) csa_tree_add_14_36_groupi_retime_s5_8_reg/ck
          Clock: (R) clk
       Endpoint: (R) csa_tree_add_14_36_groupi_retime_s12_7_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
             Setup:-       0                  
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     150                  
             Slack:=    -150                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  csa_tree_add_14_36_groupi_retime_s5_8_reg/ck -       -     R     (arrival)    344    -     0     -       0    (-,-) 
  csa_tree_add_14_36_groupi_retime_s5_8_reg/q  -       ck->q F     dff            3  6.0     0    10      10    (-,-) 
  csa_tree_add_14_36_groupi_g51034__7675/y     -       b->y  R     nor2           1  2.0     0    10      20    (-,-) 
  csa_tree_add_14_36_groupi_g51007__5795/y     -       a->y  F     nor2           2  3.0     0    20      40    (-,-) 
  csa_tree_add_14_36_groupi_g50998/y           -       a->y  R     inv            1  2.0     0     0      40    (-,-) 
  csa_tree_add_14_36_groupi_g50969__7344/y     -       a->y  F     nand2          1  2.0     0    10      50    (-,-) 
  csa_tree_add_14_36_groupi_g50954__7675/y     -       a->y  R     nand2          1  2.0     0    20      70    (-,-) 
  csa_tree_add_14_36_groupi_g50933__4296/y     -       a->y  F     nand2          1  2.0     0    10      80    (-,-) 
  csa_tree_add_14_36_groupi_g50904__7118/y     -       a->y  R     nand2          1  2.0     0    20     100    (-,-) 
  csa_tree_add_14_36_groupi_g50894__6877/y     -       a->y  F     nor2           3  5.0     0    20     120    (-,-) 
  csa_tree_add_14_36_groupi_g50889/y           -       a->y  R     inv            2  4.0     0     0     120    (-,-) 
  csa_tree_add_14_36_groupi_g50880__5019/y     -       a->y  F     nand2          1  2.0     0    10     130    (-,-) 
  csa_tree_add_14_36_groupi_g50865__7675/y     -       b->y  R     nand2          1  1.0     0    20     150    (-,-) 
  csa_tree_add_14_36_groupi_retime_s12_7_reg/d <<<     -     R     dff            1    -     -     0     150    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

