Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/Project/Year 4 Project/HDL/tutorial/Lab-4/Txd/tb_Txd_isim_beh.exe" -prj "D:/Project/Year 4 Project/HDL/tutorial/Lab-4/Txd/tb_Txd_beh.prj" "work.tb_Txd" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/Project/Year 4 Project/HDL/tutorial/Lab-4/Txd/Txd.vhd" into library work
Parsing VHDL file "D:/Project/Year 4 Project/HDL/tutorial/Lab-4/Txd/tb_Txd.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Rs232Txd [rs232txd_default]
Compiling architecture behavior of entity tb_txd
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Project/Year 4 Project/HDL/tutorial/Lab-4/Txd/tb_Txd_isim_beh.exe
Fuse Memory Usage: 34372 KB
Fuse CPU Usage: 358 ms
