<h2> Computer-Architecture-Labs-using-Verilog </h2>
Lab 1: Encoder

Lab 2: Register file using for & generate and 2D array.
