// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 21.2 (Release Build #68.1)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from cnn_top_i_sfc_logic_s_c0_in_for_body18_i0000ter934_conv_process0
// SystemVerilog created on Fri Mar  4 14:17:40 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module cnn_top_i_sfc_logic_s_c0_in_for_body18_i0000ter934_conv_process0 (
    input wire [511:0] in_memdep_36_conv_process_avm_readdata,
    input wire [0:0] in_memdep_36_conv_process_avm_writeack,
    input wire [0:0] in_memdep_36_conv_process_avm_waitrequest,
    input wire [0:0] in_memdep_36_conv_process_avm_readdatavalid,
    output wire [31:0] out_memdep_36_conv_process_avm_address,
    output wire [0:0] out_memdep_36_conv_process_avm_enable,
    output wire [0:0] out_memdep_36_conv_process_avm_read,
    output wire [0:0] out_memdep_36_conv_process_avm_write,
    output wire [511:0] out_memdep_36_conv_process_avm_writedata,
    output wire [63:0] out_memdep_36_conv_process_avm_byteenable,
    output wire [0:0] out_memdep_36_conv_process_avm_burstcount,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_conv_process121_0_tpl,
    output wire [0:0] out_unnamed_conv_process19,
    input wire [0:0] in_c0_eni9933_0_tpl,
    input wire [31:0] in_c0_eni9933_1_tpl,
    input wire [0:0] in_c0_eni9933_2_tpl,
    input wire [0:0] in_c0_eni9933_3_tpl,
    input wire [7:0] in_c0_eni9933_4_tpl,
    input wire [7:0] in_c0_eni9933_5_tpl,
    input wire [7:0] in_c0_eni9933_6_tpl,
    input wire [7:0] in_c0_eni9933_7_tpl,
    input wire [7:0] in_c0_eni9933_8_tpl,
    input wire [7:0] in_c0_eni9933_9_tpl,
    input wire [7:0] in_c0_eni9933_10_tpl,
    input wire [7:0] in_c0_eni9933_11_tpl,
    input wire [7:0] in_c0_eni9933_12_tpl,
    input wire [7:0] in_c0_eni9933_13_tpl,
    input wire [7:0] in_c0_eni9933_14_tpl,
    input wire [7:0] in_c0_eni9933_15_tpl,
    input wire [7:0] in_c0_eni9933_16_tpl,
    input wire [7:0] in_c0_eni9933_17_tpl,
    input wire [7:0] in_c0_eni9933_18_tpl,
    input wire [7:0] in_c0_eni9933_19_tpl,
    input wire [7:0] in_c0_eni9933_20_tpl,
    input wire [7:0] in_c0_eni9933_21_tpl,
    input wire [7:0] in_c0_eni9933_22_tpl,
    input wire [7:0] in_c0_eni9933_23_tpl,
    input wire [7:0] in_c0_eni9933_24_tpl,
    input wire [7:0] in_c0_eni9933_25_tpl,
    input wire [7:0] in_c0_eni9933_26_tpl,
    input wire [7:0] in_c0_eni9933_27_tpl,
    input wire [7:0] in_c0_eni9933_28_tpl,
    input wire [7:0] in_c0_eni9933_29_tpl,
    input wire [7:0] in_c0_eni9933_30_tpl,
    input wire [7:0] in_c0_eni9933_31_tpl,
    input wire [7:0] in_c0_eni9933_32_tpl,
    input wire [7:0] in_c0_eni9933_33_tpl,
    input wire [7:0] in_c0_eni9933_34_tpl,
    input wire [7:0] in_c0_eni9933_35_tpl,
    input wire [7:0] in_c0_eni9933_36_tpl,
    input wire [7:0] in_c0_eni9933_37_tpl,
    input wire [7:0] in_c0_eni9933_38_tpl,
    input wire [7:0] in_c0_eni9933_39_tpl,
    input wire [7:0] in_c0_eni9933_40_tpl,
    input wire [7:0] in_c0_eni9933_41_tpl,
    input wire [7:0] in_c0_eni9933_42_tpl,
    input wire [7:0] in_c0_eni9933_43_tpl,
    input wire [7:0] in_c0_eni9933_44_tpl,
    input wire [7:0] in_c0_eni9933_45_tpl,
    input wire [7:0] in_c0_eni9933_46_tpl,
    input wire [7:0] in_c0_eni9933_47_tpl,
    input wire [7:0] in_c0_eni9933_48_tpl,
    input wire [7:0] in_c0_eni9933_49_tpl,
    input wire [7:0] in_c0_eni9933_50_tpl,
    input wire [7:0] in_c0_eni9933_51_tpl,
    input wire [7:0] in_c0_eni9933_52_tpl,
    input wire [7:0] in_c0_eni9933_53_tpl,
    input wire [7:0] in_c0_eni9933_54_tpl,
    input wire [7:0] in_c0_eni9933_55_tpl,
    input wire [7:0] in_c0_eni9933_56_tpl,
    input wire [7:0] in_c0_eni9933_57_tpl,
    input wire [7:0] in_c0_eni9933_58_tpl,
    input wire [7:0] in_c0_eni9933_59_tpl,
    input wire [7:0] in_c0_eni9933_60_tpl,
    input wire [7:0] in_c0_eni9933_61_tpl,
    input wire [7:0] in_c0_eni9933_62_tpl,
    input wire [7:0] in_c0_eni9933_63_tpl,
    input wire [7:0] in_c0_eni9933_64_tpl,
    input wire [7:0] in_c0_eni9933_65_tpl,
    input wire [7:0] in_c0_eni9933_66_tpl,
    input wire [7:0] in_c0_eni9933_67_tpl,
    input wire [7:0] in_c0_eni9933_68_tpl,
    input wire [7:0] in_c0_eni9933_69_tpl,
    input wire [7:0] in_c0_eni9933_70_tpl,
    input wire [7:0] in_c0_eni9933_71_tpl,
    input wire [7:0] in_c0_eni9933_72_tpl,
    input wire [7:0] in_c0_eni9933_73_tpl,
    input wire [7:0] in_c0_eni9933_74_tpl,
    input wire [7:0] in_c0_eni9933_75_tpl,
    input wire [7:0] in_c0_eni9933_76_tpl,
    input wire [7:0] in_c0_eni9933_77_tpl,
    input wire [7:0] in_c0_eni9933_78_tpl,
    input wire [7:0] in_c0_eni9933_79_tpl,
    input wire [7:0] in_c0_eni9933_80_tpl,
    input wire [7:0] in_c0_eni9933_81_tpl,
    input wire [7:0] in_c0_eni9933_82_tpl,
    input wire [7:0] in_c0_eni9933_83_tpl,
    input wire [7:0] in_c0_eni9933_84_tpl,
    input wire [7:0] in_c0_eni9933_85_tpl,
    input wire [7:0] in_c0_eni9933_86_tpl,
    input wire [7:0] in_c0_eni9933_87_tpl,
    input wire [7:0] in_c0_eni9933_88_tpl,
    input wire [7:0] in_c0_eni9933_89_tpl,
    input wire [7:0] in_c0_eni9933_90_tpl,
    input wire [7:0] in_c0_eni9933_91_tpl,
    input wire [7:0] in_c0_eni9933_92_tpl,
    input wire [7:0] in_c0_eni9933_93_tpl,
    input wire [7:0] in_c0_eni9933_94_tpl,
    input wire [7:0] in_c0_eni9933_95_tpl,
    input wire [7:0] in_c0_eni9933_96_tpl,
    input wire [7:0] in_c0_eni9933_97_tpl,
    input wire [7:0] in_c0_eni9933_98_tpl,
    input wire [7:0] in_c0_eni9933_99_tpl,
    input wire [7:0] in_c0_eni9933_100_tpl,
    input wire [7:0] in_c0_eni9933_101_tpl,
    input wire [7:0] in_c0_eni9933_102_tpl,
    input wire [7:0] in_c0_eni9933_103_tpl,
    input wire [7:0] in_c0_eni9933_104_tpl,
    input wire [7:0] in_c0_eni9933_105_tpl,
    input wire [7:0] in_c0_eni9933_106_tpl,
    input wire [7:0] in_c0_eni9933_107_tpl,
    input wire [7:0] in_c0_eni9933_108_tpl,
    input wire [7:0] in_c0_eni9933_109_tpl,
    input wire [7:0] in_c0_eni9933_110_tpl,
    input wire [7:0] in_c0_eni9933_111_tpl,
    input wire [7:0] in_c0_eni9933_112_tpl,
    input wire [7:0] in_c0_eni9933_113_tpl,
    input wire [7:0] in_c0_eni9933_114_tpl,
    input wire [7:0] in_c0_eni9933_115_tpl,
    input wire [7:0] in_c0_eni9933_116_tpl,
    input wire [7:0] in_c0_eni9933_117_tpl,
    input wire [7:0] in_c0_eni9933_118_tpl,
    input wire [7:0] in_c0_eni9933_119_tpl,
    input wire [7:0] in_c0_eni9933_120_tpl,
    input wire [7:0] in_c0_eni9933_121_tpl,
    input wire [7:0] in_c0_eni9933_122_tpl,
    input wire [7:0] in_c0_eni9933_123_tpl,
    input wire [7:0] in_c0_eni9933_124_tpl,
    input wire [7:0] in_c0_eni9933_125_tpl,
    input wire [7:0] in_c0_eni9933_126_tpl,
    input wire [7:0] in_c0_eni9933_127_tpl,
    input wire [7:0] in_c0_eni9933_128_tpl,
    input wire [7:0] in_c0_eni9933_129_tpl,
    input wire [7:0] in_c0_eni9933_130_tpl,
    input wire [7:0] in_c0_eni9933_131_tpl,
    input wire [7:0] in_c0_eni9933_132_tpl,
    input wire [7:0] in_c0_eni9933_133_tpl,
    input wire [7:0] in_c0_eni9933_134_tpl,
    input wire [7:0] in_c0_eni9933_135_tpl,
    input wire [7:0] in_c0_eni9933_136_tpl,
    input wire [7:0] in_c0_eni9933_137_tpl,
    input wire [7:0] in_c0_eni9933_138_tpl,
    input wire [7:0] in_c0_eni9933_139_tpl,
    input wire [7:0] in_c0_eni9933_140_tpl,
    input wire [7:0] in_c0_eni9933_141_tpl,
    input wire [7:0] in_c0_eni9933_142_tpl,
    input wire [7:0] in_c0_eni9933_143_tpl,
    input wire [7:0] in_c0_eni9933_144_tpl,
    input wire [7:0] in_c0_eni9933_145_tpl,
    input wire [7:0] in_c0_eni9933_146_tpl,
    input wire [7:0] in_c0_eni9933_147_tpl,
    input wire [7:0] in_c0_eni9933_148_tpl,
    input wire [7:0] in_c0_eni9933_149_tpl,
    input wire [7:0] in_c0_eni9933_150_tpl,
    input wire [7:0] in_c0_eni9933_151_tpl,
    input wire [7:0] in_c0_eni9933_152_tpl,
    input wire [7:0] in_c0_eni9933_153_tpl,
    input wire [7:0] in_c0_eni9933_154_tpl,
    input wire [7:0] in_c0_eni9933_155_tpl,
    input wire [7:0] in_c0_eni9933_156_tpl,
    input wire [7:0] in_c0_eni9933_157_tpl,
    input wire [7:0] in_c0_eni9933_158_tpl,
    input wire [7:0] in_c0_eni9933_159_tpl,
    input wire [7:0] in_c0_eni9933_160_tpl,
    input wire [7:0] in_c0_eni9933_161_tpl,
    input wire [7:0] in_c0_eni9933_162_tpl,
    input wire [7:0] in_c0_eni9933_163_tpl,
    input wire [7:0] in_c0_eni9933_164_tpl,
    input wire [7:0] in_c0_eni9933_165_tpl,
    input wire [7:0] in_c0_eni9933_166_tpl,
    input wire [7:0] in_c0_eni9933_167_tpl,
    input wire [7:0] in_c0_eni9933_168_tpl,
    input wire [7:0] in_c0_eni9933_169_tpl,
    input wire [7:0] in_c0_eni9933_170_tpl,
    input wire [7:0] in_c0_eni9933_171_tpl,
    input wire [7:0] in_c0_eni9933_172_tpl,
    input wire [7:0] in_c0_eni9933_173_tpl,
    input wire [7:0] in_c0_eni9933_174_tpl,
    input wire [7:0] in_c0_eni9933_175_tpl,
    input wire [7:0] in_c0_eni9933_176_tpl,
    input wire [7:0] in_c0_eni9933_177_tpl,
    input wire [7:0] in_c0_eni9933_178_tpl,
    input wire [7:0] in_c0_eni9933_179_tpl,
    input wire [7:0] in_c0_eni9933_180_tpl,
    input wire [7:0] in_c0_eni9933_181_tpl,
    input wire [7:0] in_c0_eni9933_182_tpl,
    input wire [7:0] in_c0_eni9933_183_tpl,
    input wire [7:0] in_c0_eni9933_184_tpl,
    input wire [7:0] in_c0_eni9933_185_tpl,
    input wire [7:0] in_c0_eni9933_186_tpl,
    input wire [7:0] in_c0_eni9933_187_tpl,
    input wire [7:0] in_c0_eni9933_188_tpl,
    input wire [7:0] in_c0_eni9933_189_tpl,
    input wire [7:0] in_c0_eni9933_190_tpl,
    input wire [7:0] in_c0_eni9933_191_tpl,
    input wire [7:0] in_c0_eni9933_192_tpl,
    input wire [7:0] in_c0_eni9933_193_tpl,
    input wire [7:0] in_c0_eni9933_194_tpl,
    input wire [7:0] in_c0_eni9933_195_tpl,
    input wire [7:0] in_c0_eni9933_196_tpl,
    input wire [7:0] in_c0_eni9933_197_tpl,
    input wire [7:0] in_c0_eni9933_198_tpl,
    input wire [7:0] in_c0_eni9933_199_tpl,
    input wire [7:0] in_c0_eni9933_200_tpl,
    input wire [7:0] in_c0_eni9933_201_tpl,
    input wire [7:0] in_c0_eni9933_202_tpl,
    input wire [7:0] in_c0_eni9933_203_tpl,
    input wire [7:0] in_c0_eni9933_204_tpl,
    input wire [7:0] in_c0_eni9933_205_tpl,
    input wire [7:0] in_c0_eni9933_206_tpl,
    input wire [7:0] in_c0_eni9933_207_tpl,
    input wire [7:0] in_c0_eni9933_208_tpl,
    input wire [7:0] in_c0_eni9933_209_tpl,
    input wire [7:0] in_c0_eni9933_210_tpl,
    input wire [7:0] in_c0_eni9933_211_tpl,
    input wire [7:0] in_c0_eni9933_212_tpl,
    input wire [7:0] in_c0_eni9933_213_tpl,
    input wire [7:0] in_c0_eni9933_214_tpl,
    input wire [7:0] in_c0_eni9933_215_tpl,
    input wire [7:0] in_c0_eni9933_216_tpl,
    input wire [7:0] in_c0_eni9933_217_tpl,
    input wire [7:0] in_c0_eni9933_218_tpl,
    input wire [7:0] in_c0_eni9933_219_tpl,
    input wire [7:0] in_c0_eni9933_220_tpl,
    input wire [7:0] in_c0_eni9933_221_tpl,
    input wire [7:0] in_c0_eni9933_222_tpl,
    input wire [7:0] in_c0_eni9933_223_tpl,
    input wire [7:0] in_c0_eni9933_224_tpl,
    input wire [7:0] in_c0_eni9933_225_tpl,
    input wire [7:0] in_c0_eni9933_226_tpl,
    input wire [7:0] in_c0_eni9933_227_tpl,
    input wire [7:0] in_c0_eni9933_228_tpl,
    input wire [7:0] in_c0_eni9933_229_tpl,
    input wire [7:0] in_c0_eni9933_230_tpl,
    input wire [7:0] in_c0_eni9933_231_tpl,
    input wire [7:0] in_c0_eni9933_232_tpl,
    input wire [7:0] in_c0_eni9933_233_tpl,
    input wire [7:0] in_c0_eni9933_234_tpl,
    input wire [7:0] in_c0_eni9933_235_tpl,
    input wire [7:0] in_c0_eni9933_236_tpl,
    input wire [7:0] in_c0_eni9933_237_tpl,
    input wire [7:0] in_c0_eni9933_238_tpl,
    input wire [7:0] in_c0_eni9933_239_tpl,
    input wire [7:0] in_c0_eni9933_240_tpl,
    input wire [7:0] in_c0_eni9933_241_tpl,
    input wire [7:0] in_c0_eni9933_242_tpl,
    input wire [7:0] in_c0_eni9933_243_tpl,
    input wire [7:0] in_c0_eni9933_244_tpl,
    input wire [7:0] in_c0_eni9933_245_tpl,
    input wire [7:0] in_c0_eni9933_246_tpl,
    input wire [7:0] in_c0_eni9933_247_tpl,
    input wire [7:0] in_c0_eni9933_248_tpl,
    input wire [7:0] in_c0_eni9933_249_tpl,
    input wire [7:0] in_c0_eni9933_250_tpl,
    input wire [7:0] in_c0_eni9933_251_tpl,
    input wire [7:0] in_c0_eni9933_252_tpl,
    input wire [7:0] in_c0_eni9933_253_tpl,
    input wire [7:0] in_c0_eni9933_254_tpl,
    input wire [7:0] in_c0_eni9933_255_tpl,
    input wire [7:0] in_c0_eni9933_256_tpl,
    input wire [7:0] in_c0_eni9933_257_tpl,
    input wire [7:0] in_c0_eni9933_258_tpl,
    input wire [7:0] in_c0_eni9933_259_tpl,
    input wire [7:0] in_c0_eni9933_260_tpl,
    input wire [7:0] in_c0_eni9933_261_tpl,
    input wire [7:0] in_c0_eni9933_262_tpl,
    input wire [7:0] in_c0_eni9933_263_tpl,
    input wire [7:0] in_c0_eni9933_264_tpl,
    input wire [7:0] in_c0_eni9933_265_tpl,
    input wire [7:0] in_c0_eni9933_266_tpl,
    input wire [7:0] in_c0_eni9933_267_tpl,
    input wire [7:0] in_c0_eni9933_268_tpl,
    input wire [7:0] in_c0_eni9933_269_tpl,
    input wire [7:0] in_c0_eni9933_270_tpl,
    input wire [7:0] in_c0_eni9933_271_tpl,
    input wire [7:0] in_c0_eni9933_272_tpl,
    input wire [7:0] in_c0_eni9933_273_tpl,
    input wire [7:0] in_c0_eni9933_274_tpl,
    input wire [7:0] in_c0_eni9933_275_tpl,
    input wire [0:0] in_c0_eni9933_276_tpl,
    input wire [0:0] in_c0_eni9933_277_tpl,
    input wire [0:0] in_i_valid,
    input wire [511:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdata,
    input wire [0:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writeack,
    input wire [0:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdatavalid,
    output wire [31:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write,
    output wire [511:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata,
    output wire [63:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount,
    input wire [0:0] in_flush,
    input wire [0:0] in_intel_reserved_ffwd_75_0,
    input wire [31:0] in_intel_reserved_ffwd_7_0,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] bgTrunc_i_add_i_conv_process5_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add338_conv_process239_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add356_conv_process271_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add374_conv_process303_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add392_conv_process335_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add410_conv_process367_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add428_conv_process399_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add446_conv_process431_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add464_conv_process463_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add482_conv_process495_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add500_conv_process527_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add518_conv_process559_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add536_conv_process591_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add554_conv_process623_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add572_conv_process655_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add590_conv_process687_sel_x_b;
    wire [31:0] bgTrunc_i_dot_prod_add_conv_process206_sel_x_b;
    wire [31:0] bgTrunc_i_inc47_i_conv_process690_sel_x_b;
    wire [0:0] i_acl_conv_process24_0_x_s;
    reg [7:0] i_acl_conv_process24_0_x_q;
    wire [0:0] i_acl_conv_process24_1_x_s;
    reg [7:0] i_acl_conv_process24_1_x_q;
    wire [0:0] i_acl_conv_process24_2_x_s;
    reg [7:0] i_acl_conv_process24_2_x_q;
    wire [0:0] i_acl_conv_process24_3_x_s;
    reg [7:0] i_acl_conv_process24_3_x_q;
    wire [0:0] i_acl_conv_process24_4_x_s;
    reg [7:0] i_acl_conv_process24_4_x_q;
    wire [0:0] i_acl_conv_process24_5_x_s;
    reg [7:0] i_acl_conv_process24_5_x_q;
    wire [0:0] i_acl_conv_process24_6_x_s;
    reg [7:0] i_acl_conv_process24_6_x_q;
    wire [0:0] i_acl_conv_process24_7_x_s;
    reg [7:0] i_acl_conv_process24_7_x_q;
    wire [0:0] i_acl_conv_process24_8_x_s;
    reg [7:0] i_acl_conv_process24_8_x_q;
    wire [0:0] i_acl_conv_process24_9_x_s;
    reg [7:0] i_acl_conv_process24_9_x_q;
    wire [0:0] i_acl_conv_process24_10_x_s;
    reg [7:0] i_acl_conv_process24_10_x_q;
    wire [0:0] i_acl_conv_process24_11_x_s;
    reg [7:0] i_acl_conv_process24_11_x_q;
    wire [0:0] i_acl_conv_process24_12_x_s;
    reg [7:0] i_acl_conv_process24_12_x_q;
    wire [0:0] i_acl_conv_process24_13_x_s;
    reg [7:0] i_acl_conv_process24_13_x_q;
    wire [0:0] i_acl_conv_process24_14_x_s;
    reg [7:0] i_acl_conv_process24_14_x_q;
    wire [0:0] i_acl_conv_process24_15_x_s;
    reg [7:0] i_acl_conv_process24_15_x_q;
    wire [0:0] i_acl_conv_process24_16_x_s;
    reg [7:0] i_acl_conv_process24_16_x_q;
    wire [0:0] i_acl_conv_process24_17_x_s;
    reg [7:0] i_acl_conv_process24_17_x_q;
    wire [0:0] i_acl_conv_process24_18_x_s;
    reg [7:0] i_acl_conv_process24_18_x_q;
    wire [0:0] i_acl_conv_process24_19_x_s;
    reg [7:0] i_acl_conv_process24_19_x_q;
    wire [0:0] i_acl_conv_process24_20_x_s;
    reg [7:0] i_acl_conv_process24_20_x_q;
    wire [0:0] i_acl_conv_process24_21_x_s;
    reg [7:0] i_acl_conv_process24_21_x_q;
    wire [0:0] i_acl_conv_process24_22_x_s;
    reg [7:0] i_acl_conv_process24_22_x_q;
    wire [0:0] i_acl_conv_process24_23_x_s;
    reg [7:0] i_acl_conv_process24_23_x_q;
    wire [0:0] i_acl_conv_process24_24_x_s;
    reg [7:0] i_acl_conv_process24_24_x_q;
    wire [0:0] i_acl_conv_process24_25_x_s;
    reg [7:0] i_acl_conv_process24_25_x_q;
    wire [0:0] i_acl_conv_process24_26_x_s;
    reg [7:0] i_acl_conv_process24_26_x_q;
    wire [0:0] i_acl_conv_process24_27_x_s;
    reg [7:0] i_acl_conv_process24_27_x_q;
    wire [0:0] i_acl_conv_process24_28_x_s;
    reg [7:0] i_acl_conv_process24_28_x_q;
    wire [0:0] i_acl_conv_process24_29_x_s;
    reg [7:0] i_acl_conv_process24_29_x_q;
    wire [0:0] i_acl_conv_process24_30_x_s;
    reg [7:0] i_acl_conv_process24_30_x_q;
    wire [0:0] i_acl_conv_process24_31_x_s;
    reg [7:0] i_acl_conv_process24_31_x_q;
    wire [0:0] i_acl_conv_process24_32_x_s;
    reg [7:0] i_acl_conv_process24_32_x_q;
    wire [0:0] i_acl_conv_process24_33_x_s;
    reg [7:0] i_acl_conv_process24_33_x_q;
    wire [0:0] i_acl_conv_process24_34_x_s;
    reg [7:0] i_acl_conv_process24_34_x_q;
    wire [0:0] i_acl_conv_process24_35_x_s;
    reg [7:0] i_acl_conv_process24_35_x_q;
    wire [0:0] i_acl_conv_process24_36_x_s;
    reg [7:0] i_acl_conv_process24_36_x_q;
    wire [0:0] i_acl_conv_process24_37_x_s;
    reg [7:0] i_acl_conv_process24_37_x_q;
    wire [0:0] i_acl_conv_process24_38_x_s;
    reg [7:0] i_acl_conv_process24_38_x_q;
    wire [0:0] i_acl_conv_process24_39_x_s;
    reg [7:0] i_acl_conv_process24_39_x_q;
    wire [0:0] i_acl_conv_process24_40_x_s;
    reg [7:0] i_acl_conv_process24_40_x_q;
    wire [0:0] i_acl_conv_process24_41_x_s;
    reg [7:0] i_acl_conv_process24_41_x_q;
    wire [0:0] i_acl_conv_process24_42_x_s;
    reg [7:0] i_acl_conv_process24_42_x_q;
    wire [0:0] i_acl_conv_process24_43_x_s;
    reg [7:0] i_acl_conv_process24_43_x_q;
    wire [0:0] i_acl_conv_process24_44_x_s;
    reg [7:0] i_acl_conv_process24_44_x_q;
    wire [0:0] i_acl_conv_process24_45_x_s;
    reg [7:0] i_acl_conv_process24_45_x_q;
    wire [0:0] i_acl_conv_process24_46_x_s;
    reg [7:0] i_acl_conv_process24_46_x_q;
    wire [0:0] i_acl_conv_process24_47_x_s;
    reg [7:0] i_acl_conv_process24_47_x_q;
    wire [0:0] i_acl_conv_process24_48_x_s;
    reg [7:0] i_acl_conv_process24_48_x_q;
    wire [0:0] i_acl_conv_process24_49_x_s;
    reg [7:0] i_acl_conv_process24_49_x_q;
    wire [0:0] i_acl_conv_process24_50_x_s;
    reg [7:0] i_acl_conv_process24_50_x_q;
    wire [0:0] i_acl_conv_process24_51_x_s;
    reg [7:0] i_acl_conv_process24_51_x_q;
    wire [0:0] i_acl_conv_process24_52_x_s;
    reg [7:0] i_acl_conv_process24_52_x_q;
    wire [0:0] i_acl_conv_process24_53_x_s;
    reg [7:0] i_acl_conv_process24_53_x_q;
    wire [0:0] i_acl_conv_process24_54_x_s;
    reg [7:0] i_acl_conv_process24_54_x_q;
    wire [0:0] i_acl_conv_process24_55_x_s;
    reg [7:0] i_acl_conv_process24_55_x_q;
    wire [0:0] i_acl_conv_process24_56_x_s;
    reg [7:0] i_acl_conv_process24_56_x_q;
    wire [0:0] i_acl_conv_process24_57_x_s;
    reg [7:0] i_acl_conv_process24_57_x_q;
    wire [0:0] i_acl_conv_process24_58_x_s;
    reg [7:0] i_acl_conv_process24_58_x_q;
    wire [0:0] i_acl_conv_process24_59_x_s;
    reg [7:0] i_acl_conv_process24_59_x_q;
    wire [0:0] i_acl_conv_process24_60_x_s;
    reg [7:0] i_acl_conv_process24_60_x_q;
    wire [0:0] i_acl_conv_process24_61_x_s;
    reg [7:0] i_acl_conv_process24_61_x_q;
    wire [0:0] i_acl_conv_process24_62_x_s;
    reg [7:0] i_acl_conv_process24_62_x_q;
    wire [0:0] i_acl_conv_process24_63_x_s;
    reg [7:0] i_acl_conv_process24_63_x_q;
    wire [0:0] i_acl_conv_process24_64_x_s;
    reg [7:0] i_acl_conv_process24_64_x_q;
    wire [0:0] i_acl_conv_process24_65_x_s;
    reg [7:0] i_acl_conv_process24_65_x_q;
    wire [0:0] i_acl_conv_process24_66_x_s;
    reg [7:0] i_acl_conv_process24_66_x_q;
    wire [0:0] i_acl_conv_process24_67_x_s;
    reg [7:0] i_acl_conv_process24_67_x_q;
    wire [0:0] i_acl_conv_process24_68_x_s;
    reg [7:0] i_acl_conv_process24_68_x_q;
    wire [0:0] i_acl_conv_process24_69_x_s;
    reg [7:0] i_acl_conv_process24_69_x_q;
    wire [0:0] i_acl_conv_process24_70_x_s;
    reg [7:0] i_acl_conv_process24_70_x_q;
    wire [0:0] i_acl_conv_process24_71_x_s;
    reg [7:0] i_acl_conv_process24_71_x_q;
    wire [0:0] i_acl_conv_process24_72_x_s;
    reg [7:0] i_acl_conv_process24_72_x_q;
    wire [0:0] i_acl_conv_process24_73_x_s;
    reg [7:0] i_acl_conv_process24_73_x_q;
    wire [0:0] i_acl_conv_process24_74_x_s;
    reg [7:0] i_acl_conv_process24_74_x_q;
    wire [0:0] i_acl_conv_process24_75_x_s;
    reg [7:0] i_acl_conv_process24_75_x_q;
    wire [0:0] i_acl_conv_process24_76_x_s;
    reg [7:0] i_acl_conv_process24_76_x_q;
    wire [0:0] i_acl_conv_process24_77_x_s;
    reg [7:0] i_acl_conv_process24_77_x_q;
    wire [0:0] i_acl_conv_process24_78_x_s;
    reg [7:0] i_acl_conv_process24_78_x_q;
    wire [0:0] i_acl_conv_process24_79_x_s;
    reg [7:0] i_acl_conv_process24_79_x_q;
    wire [0:0] i_acl_conv_process24_80_x_s;
    reg [7:0] i_acl_conv_process24_80_x_q;
    wire [0:0] i_acl_conv_process24_81_x_s;
    reg [7:0] i_acl_conv_process24_81_x_q;
    wire [0:0] i_acl_conv_process24_82_x_s;
    reg [7:0] i_acl_conv_process24_82_x_q;
    wire [0:0] i_acl_conv_process24_83_x_s;
    reg [7:0] i_acl_conv_process24_83_x_q;
    wire [0:0] i_acl_conv_process24_84_x_s;
    reg [7:0] i_acl_conv_process24_84_x_q;
    wire [0:0] i_acl_conv_process24_85_x_s;
    reg [7:0] i_acl_conv_process24_85_x_q;
    wire [0:0] i_acl_conv_process24_86_x_s;
    reg [7:0] i_acl_conv_process24_86_x_q;
    wire [0:0] i_acl_conv_process24_87_x_s;
    reg [7:0] i_acl_conv_process24_87_x_q;
    wire [0:0] i_acl_conv_process24_88_x_s;
    reg [7:0] i_acl_conv_process24_88_x_q;
    wire [0:0] i_acl_conv_process24_89_x_s;
    reg [7:0] i_acl_conv_process24_89_x_q;
    wire [0:0] i_acl_conv_process24_90_x_s;
    reg [7:0] i_acl_conv_process24_90_x_q;
    wire [0:0] i_acl_conv_process24_91_x_s;
    reg [7:0] i_acl_conv_process24_91_x_q;
    wire [0:0] i_acl_conv_process24_92_x_s;
    reg [7:0] i_acl_conv_process24_92_x_q;
    wire [0:0] i_acl_conv_process24_93_x_s;
    reg [7:0] i_acl_conv_process24_93_x_q;
    wire [0:0] i_acl_conv_process24_94_x_s;
    reg [7:0] i_acl_conv_process24_94_x_q;
    wire [0:0] i_acl_conv_process24_95_x_s;
    reg [7:0] i_acl_conv_process24_95_x_q;
    wire [0:0] i_acl_conv_process24_96_x_s;
    reg [7:0] i_acl_conv_process24_96_x_q;
    wire [0:0] i_acl_conv_process24_97_x_s;
    reg [7:0] i_acl_conv_process24_97_x_q;
    wire [0:0] i_acl_conv_process24_98_x_s;
    reg [7:0] i_acl_conv_process24_98_x_q;
    wire [0:0] i_acl_conv_process24_99_x_s;
    reg [7:0] i_acl_conv_process24_99_x_q;
    wire [0:0] i_acl_conv_process24_100_x_s;
    reg [7:0] i_acl_conv_process24_100_x_q;
    wire [0:0] i_acl_conv_process24_101_x_s;
    reg [7:0] i_acl_conv_process24_101_x_q;
    wire [0:0] i_acl_conv_process24_102_x_s;
    reg [7:0] i_acl_conv_process24_102_x_q;
    wire [0:0] i_acl_conv_process24_103_x_s;
    reg [7:0] i_acl_conv_process24_103_x_q;
    wire [0:0] i_acl_conv_process24_104_x_s;
    reg [7:0] i_acl_conv_process24_104_x_q;
    wire [0:0] i_acl_conv_process24_105_x_s;
    reg [7:0] i_acl_conv_process24_105_x_q;
    wire [0:0] i_acl_conv_process24_106_x_s;
    reg [7:0] i_acl_conv_process24_106_x_q;
    wire [0:0] i_acl_conv_process24_107_x_s;
    reg [7:0] i_acl_conv_process24_107_x_q;
    wire [0:0] i_acl_conv_process24_108_x_s;
    reg [7:0] i_acl_conv_process24_108_x_q;
    wire [0:0] i_acl_conv_process24_109_x_s;
    reg [7:0] i_acl_conv_process24_109_x_q;
    wire [0:0] i_acl_conv_process24_110_x_s;
    reg [7:0] i_acl_conv_process24_110_x_q;
    wire [0:0] i_acl_conv_process24_111_x_s;
    reg [7:0] i_acl_conv_process24_111_x_q;
    wire [0:0] i_acl_conv_process24_112_x_s;
    reg [7:0] i_acl_conv_process24_112_x_q;
    wire [0:0] i_acl_conv_process24_113_x_s;
    reg [7:0] i_acl_conv_process24_113_x_q;
    wire [0:0] i_acl_conv_process24_114_x_s;
    reg [7:0] i_acl_conv_process24_114_x_q;
    wire [0:0] i_acl_conv_process24_115_x_s;
    reg [7:0] i_acl_conv_process24_115_x_q;
    wire [0:0] i_acl_conv_process24_116_x_s;
    reg [7:0] i_acl_conv_process24_116_x_q;
    wire [0:0] i_acl_conv_process24_117_x_s;
    reg [7:0] i_acl_conv_process24_117_x_q;
    wire [0:0] i_acl_conv_process24_118_x_s;
    reg [7:0] i_acl_conv_process24_118_x_q;
    wire [0:0] i_acl_conv_process24_119_x_s;
    reg [7:0] i_acl_conv_process24_119_x_q;
    wire [0:0] i_acl_conv_process24_120_x_s;
    reg [7:0] i_acl_conv_process24_120_x_q;
    wire [0:0] i_acl_conv_process24_121_x_s;
    reg [7:0] i_acl_conv_process24_121_x_q;
    wire [0:0] i_acl_conv_process24_122_x_s;
    reg [7:0] i_acl_conv_process24_122_x_q;
    wire [0:0] i_acl_conv_process24_123_x_s;
    reg [7:0] i_acl_conv_process24_123_x_q;
    wire [0:0] i_acl_conv_process24_124_x_s;
    reg [7:0] i_acl_conv_process24_124_x_q;
    wire [0:0] i_acl_conv_process24_125_x_s;
    reg [7:0] i_acl_conv_process24_125_x_q;
    wire [0:0] i_acl_conv_process24_126_x_s;
    reg [7:0] i_acl_conv_process24_126_x_q;
    wire [0:0] i_acl_conv_process24_127_x_s;
    reg [7:0] i_acl_conv_process24_127_x_q;
    wire [63:0] i_idxprom36_i_conv_process170_sel_x_b;
    wire [63:0] i_idxprom38_i_conv_process6_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_uint_out_extendPad_sel_x_b;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_0_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_1_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_2_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_3_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_4_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_5_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_6_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_7_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_8_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_9_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_10_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_11_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_12_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_13_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_14_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_15_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write;
    wire [511:0] i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_write;
    wire [511:0] i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_writedata;
    wire [15:0] i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b;
    wire [15:0] i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b;
    wire [15:0] i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b;
    wire [15:0] i_value2_i_i_i5_conv_process0_dupName_3_trunc_sel_x_b;
    wire [15:0] i_value2_i_i_i5_conv_process0_dupName_5_trunc_sel_x_b;
    wire [16:0] i_value2_i_i_i5_conv_process0_dupName_0_add_x_a;
    wire [16:0] i_value2_i_i_i5_conv_process0_dupName_0_add_x_b;
    logic [16:0] i_value2_i_i_i5_conv_process0_dupName_0_add_x_o;
    wire [16:0] i_value2_i_i_i5_conv_process0_dupName_0_add_x_q;
    wire [31:0] i_value2_i_i_i5_conv_process0_mult_extender_x_q;
    wire [1:0] i_value2_i_i_i5_conv_process0_mult_multconst_x_q;
    wire [16:0] i_value2_i_i_i5_conv_process0_add_x_a;
    wire [16:0] i_value2_i_i_i5_conv_process0_add_x_b;
    logic [16:0] i_value2_i_i_i5_conv_process0_add_x_o;
    wire [16:0] i_value2_i_i_i5_conv_process0_add_x_q;
    wire [63:0] i_value2_i_i_i5_conv_process0_append_upper_bits_x_q;
    wire [5:0] i_value2_i_i_i5_conv_process0_c_i6_02_x_q;
    wire [9:0] i_value2_i_i_i5_conv_process0_narrow_x_b;
    wire [15:0] i_value2_i_i_i5_conv_process0_shift_join_x_q;
    wire [63:0] c_conv_process_output_buff_pmem_q;
    wire [31:0] c_i32_0709_q;
    wire [31:0] c_i32_1711_q;
    wire [0:0] i_acl_39_conv_process26_s;
    reg [7:0] i_acl_39_conv_process26_q;
    wire [0:0] i_acl_40_conv_process28_s;
    reg [7:0] i_acl_40_conv_process28_q;
    wire [0:0] i_acl_41_conv_process30_s;
    reg [7:0] i_acl_41_conv_process30_q;
    wire [0:0] i_acl_42_conv_process32_s;
    reg [7:0] i_acl_42_conv_process32_q;
    wire [0:0] i_acl_43_conv_process34_s;
    reg [7:0] i_acl_43_conv_process34_q;
    wire [0:0] i_acl_44_conv_process36_s;
    reg [7:0] i_acl_44_conv_process36_q;
    wire [0:0] i_acl_45_conv_process38_s;
    reg [7:0] i_acl_45_conv_process38_q;
    wire [0:0] i_acl_46_conv_process40_s;
    reg [7:0] i_acl_46_conv_process40_q;
    wire [32:0] i_add_i_conv_process5_a;
    wire [32:0] i_add_i_conv_process5_b;
    logic [32:0] i_add_i_conv_process5_o;
    wire [32:0] i_add_i_conv_process5_q;
    wire [32:0] i_dot_prod_add338_conv_process239_a;
    wire [32:0] i_dot_prod_add338_conv_process239_b;
    logic [32:0] i_dot_prod_add338_conv_process239_o;
    wire [32:0] i_dot_prod_add338_conv_process239_q;
    wire [32:0] i_dot_prod_add356_conv_process271_a;
    wire [32:0] i_dot_prod_add356_conv_process271_b;
    logic [32:0] i_dot_prod_add356_conv_process271_o;
    wire [32:0] i_dot_prod_add356_conv_process271_q;
    wire [32:0] i_dot_prod_add374_conv_process303_a;
    wire [32:0] i_dot_prod_add374_conv_process303_b;
    logic [32:0] i_dot_prod_add374_conv_process303_o;
    wire [32:0] i_dot_prod_add374_conv_process303_q;
    wire [32:0] i_dot_prod_add392_conv_process335_a;
    wire [32:0] i_dot_prod_add392_conv_process335_b;
    logic [32:0] i_dot_prod_add392_conv_process335_o;
    wire [32:0] i_dot_prod_add392_conv_process335_q;
    wire [32:0] i_dot_prod_add410_conv_process367_a;
    wire [32:0] i_dot_prod_add410_conv_process367_b;
    logic [32:0] i_dot_prod_add410_conv_process367_o;
    wire [32:0] i_dot_prod_add410_conv_process367_q;
    wire [32:0] i_dot_prod_add428_conv_process399_a;
    wire [32:0] i_dot_prod_add428_conv_process399_b;
    logic [32:0] i_dot_prod_add428_conv_process399_o;
    wire [32:0] i_dot_prod_add428_conv_process399_q;
    wire [32:0] i_dot_prod_add446_conv_process431_a;
    wire [32:0] i_dot_prod_add446_conv_process431_b;
    logic [32:0] i_dot_prod_add446_conv_process431_o;
    wire [32:0] i_dot_prod_add446_conv_process431_q;
    wire [32:0] i_dot_prod_add464_conv_process463_a;
    wire [32:0] i_dot_prod_add464_conv_process463_b;
    logic [32:0] i_dot_prod_add464_conv_process463_o;
    wire [32:0] i_dot_prod_add464_conv_process463_q;
    wire [32:0] i_dot_prod_add482_conv_process495_a;
    wire [32:0] i_dot_prod_add482_conv_process495_b;
    logic [32:0] i_dot_prod_add482_conv_process495_o;
    wire [32:0] i_dot_prod_add482_conv_process495_q;
    wire [32:0] i_dot_prod_add500_conv_process527_a;
    wire [32:0] i_dot_prod_add500_conv_process527_b;
    logic [32:0] i_dot_prod_add500_conv_process527_o;
    wire [32:0] i_dot_prod_add500_conv_process527_q;
    wire [32:0] i_dot_prod_add518_conv_process559_a;
    wire [32:0] i_dot_prod_add518_conv_process559_b;
    logic [32:0] i_dot_prod_add518_conv_process559_o;
    wire [32:0] i_dot_prod_add518_conv_process559_q;
    wire [32:0] i_dot_prod_add536_conv_process591_a;
    wire [32:0] i_dot_prod_add536_conv_process591_b;
    logic [32:0] i_dot_prod_add536_conv_process591_o;
    wire [32:0] i_dot_prod_add536_conv_process591_q;
    wire [32:0] i_dot_prod_add554_conv_process623_a;
    wire [32:0] i_dot_prod_add554_conv_process623_b;
    logic [32:0] i_dot_prod_add554_conv_process623_o;
    wire [32:0] i_dot_prod_add554_conv_process623_q;
    wire [32:0] i_dot_prod_add572_conv_process655_a;
    wire [32:0] i_dot_prod_add572_conv_process655_b;
    logic [32:0] i_dot_prod_add572_conv_process655_o;
    wire [32:0] i_dot_prod_add572_conv_process655_q;
    wire [32:0] i_dot_prod_add590_conv_process687_a;
    wire [32:0] i_dot_prod_add590_conv_process687_b;
    logic [32:0] i_dot_prod_add590_conv_process687_o;
    wire [32:0] i_dot_prod_add590_conv_process687_q;
    wire [32:0] i_dot_prod_add_conv_process206_a;
    wire [32:0] i_dot_prod_add_conv_process206_b;
    logic [32:0] i_dot_prod_add_conv_process206_o;
    wire [32:0] i_dot_prod_add_conv_process206_q;
    wire [63:0] i_idxprom36_i_conv_process170_vt_join_q;
    wire [31:0] i_idxprom36_i_conv_process170_vt_select_31_b;
    wire [32:0] i_inc47_i_conv_process690_a;
    wire [32:0] i_inc47_i_conv_process690_b;
    logic [32:0] i_inc47_i_conv_process690_o;
    wire [32:0] i_inc47_i_conv_process690_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492149_conv_process39_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492150_conv_process37_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492151_conv_process35_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492152_conv_process33_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492153_conv_process31_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492154_conv_process29_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492155_conv_process27_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492156_conv_process25_out_dest_data_out_75_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_param_fca_12_extract59_conv_process2_out_dest_data_out_7_0;
    wire [31:0] i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_feedback_stall_out_117;
    wire [31:0] i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_feedback_stall_out_109;
    wire [31:0] i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4_out_feedback_out_117;
    wire [0:0] i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4_out_feedback_valid_out_117;
    wire [31:0] i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691_out_feedback_out_109;
    wire [0:0] i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691_out_feedback_valid_out_109;
    wire [63:0] i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q;
    wire [57:0] i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_select_63_b;
    wire [63:0] i_value2_i_i_i5_conv_process171_vt_join_q;
    wire [57:0] i_value2_i_i_i5_conv_process171_vt_select_63_b;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b;
    logic [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o;
    wire [17:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b;
    logic [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o;
    wire [18:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    wire [2:0] lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x_in;
    wire [2:0] lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x_b;
    wire [12:0] highBBits_uid966_i_value2_i_i_i5_conv_process0_mult_x_b;
    wire [16:0] addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_a;
    wire [16:0] addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_b;
    logic [16:0] addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_o;
    wire [16:0] addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_q;
    wire [19:0] add_uid968_i_value2_i_i_i5_conv_process0_mult_x_q;
    wire [0:0] lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x_in;
    wire [0:0] lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x_b;
    wire [14:0] highBBits_uid971_i_value2_i_i_i5_conv_process0_mult_x_b;
    wire [20:0] a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_a;
    wire [20:0] a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_b;
    logic [20:0] a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_o;
    wire [20:0] a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_q;
    wire [21:0] a_subconst_19_uid973_i_value2_i_i_i5_conv_process0_mult_x_q;
    wire [8:0] sR_bottomExtension_uid976_i_value2_i_i_i5_conv_process0_mult_x_q;
    wire [20:0] sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x_in;
    wire [20:0] sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x_b;
    wire [29:0] sR_mergedSignalTM_uid978_i_value2_i_i_i5_conv_process0_mult_x_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0;
    reg [7:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;
    wire signed [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr;
    reg [15:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b;
    logic [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o;
    wire [16:0] i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q;
    wire [15:0] i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_b;
    wire [47:0] i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c;
    reg [47:0] redist0_i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c_1_q;
    reg [0:0] redist1_valid_fanout_reg0_q_1_q;
    reg [18:0] redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [18:0] redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q;
    reg [18:0] redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
    reg [63:0] redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_q;
    reg [63:0] redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_delay_0;
    reg [31:0] redist19_sync_together719_aunroll_x_in_c0_eni9933_1_tpl_1_q;
    reg [0:0] redist20_sync_together719_aunroll_x_in_c0_eni9933_2_tpl_1_q;
    reg [0:0] redist21_sync_together719_aunroll_x_in_c0_eni9933_3_tpl_1_q;
    reg [7:0] redist22_sync_together719_aunroll_x_in_c0_eni9933_4_tpl_1_q;
    reg [7:0] redist23_sync_together719_aunroll_x_in_c0_eni9933_5_tpl_1_q;
    reg [7:0] redist24_sync_together719_aunroll_x_in_c0_eni9933_6_tpl_1_q;
    reg [7:0] redist25_sync_together719_aunroll_x_in_c0_eni9933_7_tpl_1_q;
    reg [7:0] redist26_sync_together719_aunroll_x_in_c0_eni9933_8_tpl_1_q;
    reg [7:0] redist27_sync_together719_aunroll_x_in_c0_eni9933_9_tpl_1_q;
    reg [7:0] redist28_sync_together719_aunroll_x_in_c0_eni9933_10_tpl_1_q;
    reg [7:0] redist29_sync_together719_aunroll_x_in_c0_eni9933_11_tpl_1_q;
    reg [7:0] redist30_sync_together719_aunroll_x_in_c0_eni9933_12_tpl_1_q;
    reg [7:0] redist31_sync_together719_aunroll_x_in_c0_eni9933_13_tpl_1_q;
    reg [7:0] redist32_sync_together719_aunroll_x_in_c0_eni9933_14_tpl_1_q;
    reg [7:0] redist33_sync_together719_aunroll_x_in_c0_eni9933_15_tpl_1_q;
    reg [7:0] redist34_sync_together719_aunroll_x_in_c0_eni9933_16_tpl_1_q;
    reg [7:0] redist35_sync_together719_aunroll_x_in_c0_eni9933_17_tpl_1_q;
    reg [7:0] redist36_sync_together719_aunroll_x_in_c0_eni9933_18_tpl_1_q;
    reg [7:0] redist37_sync_together719_aunroll_x_in_c0_eni9933_19_tpl_1_q;
    reg [7:0] redist38_sync_together719_aunroll_x_in_c0_eni9933_20_tpl_1_q;
    reg [7:0] redist39_sync_together719_aunroll_x_in_c0_eni9933_21_tpl_1_q;
    reg [7:0] redist40_sync_together719_aunroll_x_in_c0_eni9933_22_tpl_1_q;
    reg [7:0] redist41_sync_together719_aunroll_x_in_c0_eni9933_23_tpl_1_q;
    reg [7:0] redist42_sync_together719_aunroll_x_in_c0_eni9933_24_tpl_1_q;
    reg [7:0] redist43_sync_together719_aunroll_x_in_c0_eni9933_25_tpl_1_q;
    reg [7:0] redist44_sync_together719_aunroll_x_in_c0_eni9933_26_tpl_1_q;
    reg [7:0] redist45_sync_together719_aunroll_x_in_c0_eni9933_27_tpl_1_q;
    reg [7:0] redist46_sync_together719_aunroll_x_in_c0_eni9933_28_tpl_1_q;
    reg [7:0] redist47_sync_together719_aunroll_x_in_c0_eni9933_29_tpl_1_q;
    reg [7:0] redist48_sync_together719_aunroll_x_in_c0_eni9933_30_tpl_1_q;
    reg [7:0] redist49_sync_together719_aunroll_x_in_c0_eni9933_31_tpl_1_q;
    reg [7:0] redist50_sync_together719_aunroll_x_in_c0_eni9933_32_tpl_1_q;
    reg [7:0] redist51_sync_together719_aunroll_x_in_c0_eni9933_33_tpl_1_q;
    reg [7:0] redist52_sync_together719_aunroll_x_in_c0_eni9933_34_tpl_1_q;
    reg [7:0] redist53_sync_together719_aunroll_x_in_c0_eni9933_35_tpl_1_q;
    reg [7:0] redist54_sync_together719_aunroll_x_in_c0_eni9933_36_tpl_1_q;
    reg [7:0] redist55_sync_together719_aunroll_x_in_c0_eni9933_37_tpl_1_q;
    reg [7:0] redist56_sync_together719_aunroll_x_in_c0_eni9933_38_tpl_1_q;
    reg [7:0] redist57_sync_together719_aunroll_x_in_c0_eni9933_39_tpl_1_q;
    reg [7:0] redist58_sync_together719_aunroll_x_in_c0_eni9933_40_tpl_1_q;
    reg [7:0] redist59_sync_together719_aunroll_x_in_c0_eni9933_41_tpl_1_q;
    reg [7:0] redist60_sync_together719_aunroll_x_in_c0_eni9933_42_tpl_1_q;
    reg [7:0] redist61_sync_together719_aunroll_x_in_c0_eni9933_43_tpl_1_q;
    reg [7:0] redist62_sync_together719_aunroll_x_in_c0_eni9933_44_tpl_1_q;
    reg [7:0] redist63_sync_together719_aunroll_x_in_c0_eni9933_45_tpl_1_q;
    reg [7:0] redist64_sync_together719_aunroll_x_in_c0_eni9933_46_tpl_1_q;
    reg [7:0] redist65_sync_together719_aunroll_x_in_c0_eni9933_47_tpl_1_q;
    reg [7:0] redist66_sync_together719_aunroll_x_in_c0_eni9933_48_tpl_1_q;
    reg [7:0] redist67_sync_together719_aunroll_x_in_c0_eni9933_49_tpl_1_q;
    reg [7:0] redist68_sync_together719_aunroll_x_in_c0_eni9933_50_tpl_1_q;
    reg [7:0] redist69_sync_together719_aunroll_x_in_c0_eni9933_51_tpl_1_q;
    reg [7:0] redist70_sync_together719_aunroll_x_in_c0_eni9933_52_tpl_1_q;
    reg [7:0] redist71_sync_together719_aunroll_x_in_c0_eni9933_53_tpl_1_q;
    reg [7:0] redist72_sync_together719_aunroll_x_in_c0_eni9933_54_tpl_1_q;
    reg [7:0] redist73_sync_together719_aunroll_x_in_c0_eni9933_55_tpl_1_q;
    reg [7:0] redist74_sync_together719_aunroll_x_in_c0_eni9933_56_tpl_1_q;
    reg [7:0] redist75_sync_together719_aunroll_x_in_c0_eni9933_57_tpl_1_q;
    reg [7:0] redist76_sync_together719_aunroll_x_in_c0_eni9933_58_tpl_1_q;
    reg [7:0] redist77_sync_together719_aunroll_x_in_c0_eni9933_59_tpl_1_q;
    reg [7:0] redist78_sync_together719_aunroll_x_in_c0_eni9933_60_tpl_1_q;
    reg [7:0] redist79_sync_together719_aunroll_x_in_c0_eni9933_61_tpl_1_q;
    reg [7:0] redist80_sync_together719_aunroll_x_in_c0_eni9933_62_tpl_1_q;
    reg [7:0] redist81_sync_together719_aunroll_x_in_c0_eni9933_63_tpl_1_q;
    reg [7:0] redist82_sync_together719_aunroll_x_in_c0_eni9933_64_tpl_1_q;
    reg [7:0] redist83_sync_together719_aunroll_x_in_c0_eni9933_65_tpl_1_q;
    reg [7:0] redist84_sync_together719_aunroll_x_in_c0_eni9933_66_tpl_1_q;
    reg [7:0] redist85_sync_together719_aunroll_x_in_c0_eni9933_67_tpl_1_q;
    reg [7:0] redist86_sync_together719_aunroll_x_in_c0_eni9933_68_tpl_1_q;
    reg [7:0] redist87_sync_together719_aunroll_x_in_c0_eni9933_69_tpl_1_q;
    reg [7:0] redist88_sync_together719_aunroll_x_in_c0_eni9933_70_tpl_1_q;
    reg [7:0] redist89_sync_together719_aunroll_x_in_c0_eni9933_71_tpl_1_q;
    reg [7:0] redist90_sync_together719_aunroll_x_in_c0_eni9933_72_tpl_1_q;
    reg [7:0] redist91_sync_together719_aunroll_x_in_c0_eni9933_73_tpl_1_q;
    reg [7:0] redist92_sync_together719_aunroll_x_in_c0_eni9933_74_tpl_1_q;
    reg [7:0] redist93_sync_together719_aunroll_x_in_c0_eni9933_75_tpl_1_q;
    reg [7:0] redist94_sync_together719_aunroll_x_in_c0_eni9933_76_tpl_1_q;
    reg [7:0] redist95_sync_together719_aunroll_x_in_c0_eni9933_77_tpl_1_q;
    reg [7:0] redist96_sync_together719_aunroll_x_in_c0_eni9933_78_tpl_1_q;
    reg [7:0] redist97_sync_together719_aunroll_x_in_c0_eni9933_79_tpl_1_q;
    reg [7:0] redist98_sync_together719_aunroll_x_in_c0_eni9933_80_tpl_1_q;
    reg [7:0] redist99_sync_together719_aunroll_x_in_c0_eni9933_81_tpl_1_q;
    reg [7:0] redist100_sync_together719_aunroll_x_in_c0_eni9933_82_tpl_1_q;
    reg [7:0] redist101_sync_together719_aunroll_x_in_c0_eni9933_83_tpl_1_q;
    reg [7:0] redist102_sync_together719_aunroll_x_in_c0_eni9933_84_tpl_1_q;
    reg [7:0] redist103_sync_together719_aunroll_x_in_c0_eni9933_85_tpl_1_q;
    reg [7:0] redist104_sync_together719_aunroll_x_in_c0_eni9933_86_tpl_1_q;
    reg [7:0] redist105_sync_together719_aunroll_x_in_c0_eni9933_87_tpl_1_q;
    reg [7:0] redist106_sync_together719_aunroll_x_in_c0_eni9933_88_tpl_1_q;
    reg [7:0] redist107_sync_together719_aunroll_x_in_c0_eni9933_89_tpl_1_q;
    reg [7:0] redist108_sync_together719_aunroll_x_in_c0_eni9933_90_tpl_1_q;
    reg [7:0] redist109_sync_together719_aunroll_x_in_c0_eni9933_91_tpl_1_q;
    reg [7:0] redist110_sync_together719_aunroll_x_in_c0_eni9933_92_tpl_1_q;
    reg [7:0] redist111_sync_together719_aunroll_x_in_c0_eni9933_93_tpl_1_q;
    reg [7:0] redist112_sync_together719_aunroll_x_in_c0_eni9933_94_tpl_1_q;
    reg [7:0] redist113_sync_together719_aunroll_x_in_c0_eni9933_95_tpl_1_q;
    reg [7:0] redist114_sync_together719_aunroll_x_in_c0_eni9933_96_tpl_1_q;
    reg [7:0] redist115_sync_together719_aunroll_x_in_c0_eni9933_97_tpl_1_q;
    reg [7:0] redist116_sync_together719_aunroll_x_in_c0_eni9933_98_tpl_1_q;
    reg [7:0] redist117_sync_together719_aunroll_x_in_c0_eni9933_99_tpl_1_q;
    reg [7:0] redist118_sync_together719_aunroll_x_in_c0_eni9933_100_tpl_1_q;
    reg [7:0] redist119_sync_together719_aunroll_x_in_c0_eni9933_101_tpl_1_q;
    reg [7:0] redist120_sync_together719_aunroll_x_in_c0_eni9933_102_tpl_1_q;
    reg [7:0] redist121_sync_together719_aunroll_x_in_c0_eni9933_103_tpl_1_q;
    reg [7:0] redist122_sync_together719_aunroll_x_in_c0_eni9933_104_tpl_1_q;
    reg [7:0] redist123_sync_together719_aunroll_x_in_c0_eni9933_105_tpl_1_q;
    reg [7:0] redist124_sync_together719_aunroll_x_in_c0_eni9933_106_tpl_1_q;
    reg [7:0] redist125_sync_together719_aunroll_x_in_c0_eni9933_107_tpl_1_q;
    reg [7:0] redist126_sync_together719_aunroll_x_in_c0_eni9933_108_tpl_1_q;
    reg [7:0] redist127_sync_together719_aunroll_x_in_c0_eni9933_109_tpl_1_q;
    reg [7:0] redist128_sync_together719_aunroll_x_in_c0_eni9933_110_tpl_1_q;
    reg [7:0] redist129_sync_together719_aunroll_x_in_c0_eni9933_111_tpl_1_q;
    reg [7:0] redist130_sync_together719_aunroll_x_in_c0_eni9933_112_tpl_1_q;
    reg [7:0] redist131_sync_together719_aunroll_x_in_c0_eni9933_113_tpl_1_q;
    reg [7:0] redist132_sync_together719_aunroll_x_in_c0_eni9933_114_tpl_1_q;
    reg [7:0] redist133_sync_together719_aunroll_x_in_c0_eni9933_115_tpl_1_q;
    reg [7:0] redist134_sync_together719_aunroll_x_in_c0_eni9933_116_tpl_1_q;
    reg [7:0] redist135_sync_together719_aunroll_x_in_c0_eni9933_117_tpl_1_q;
    reg [7:0] redist136_sync_together719_aunroll_x_in_c0_eni9933_118_tpl_1_q;
    reg [7:0] redist137_sync_together719_aunroll_x_in_c0_eni9933_119_tpl_1_q;
    reg [7:0] redist138_sync_together719_aunroll_x_in_c0_eni9933_120_tpl_1_q;
    reg [7:0] redist139_sync_together719_aunroll_x_in_c0_eni9933_121_tpl_1_q;
    reg [7:0] redist140_sync_together719_aunroll_x_in_c0_eni9933_122_tpl_1_q;
    reg [7:0] redist141_sync_together719_aunroll_x_in_c0_eni9933_123_tpl_1_q;
    reg [7:0] redist142_sync_together719_aunroll_x_in_c0_eni9933_124_tpl_1_q;
    reg [7:0] redist143_sync_together719_aunroll_x_in_c0_eni9933_125_tpl_1_q;
    reg [7:0] redist144_sync_together719_aunroll_x_in_c0_eni9933_126_tpl_1_q;
    reg [7:0] redist145_sync_together719_aunroll_x_in_c0_eni9933_127_tpl_1_q;
    reg [7:0] redist146_sync_together719_aunroll_x_in_c0_eni9933_128_tpl_1_q;
    reg [7:0] redist147_sync_together719_aunroll_x_in_c0_eni9933_129_tpl_1_q;
    reg [7:0] redist148_sync_together719_aunroll_x_in_c0_eni9933_130_tpl_1_q;
    reg [7:0] redist149_sync_together719_aunroll_x_in_c0_eni9933_131_tpl_1_q;
    reg [7:0] redist150_sync_together719_aunroll_x_in_c0_eni9933_132_tpl_1_q;
    reg [7:0] redist151_sync_together719_aunroll_x_in_c0_eni9933_133_tpl_1_q;
    reg [7:0] redist152_sync_together719_aunroll_x_in_c0_eni9933_134_tpl_1_q;
    reg [7:0] redist153_sync_together719_aunroll_x_in_c0_eni9933_135_tpl_1_q;
    reg [7:0] redist154_sync_together719_aunroll_x_in_c0_eni9933_136_tpl_1_q;
    reg [7:0] redist155_sync_together719_aunroll_x_in_c0_eni9933_137_tpl_1_q;
    reg [7:0] redist156_sync_together719_aunroll_x_in_c0_eni9933_138_tpl_1_q;
    reg [7:0] redist157_sync_together719_aunroll_x_in_c0_eni9933_139_tpl_1_q;
    reg [7:0] redist158_sync_together719_aunroll_x_in_c0_eni9933_140_tpl_1_q;
    reg [7:0] redist159_sync_together719_aunroll_x_in_c0_eni9933_141_tpl_1_q;
    reg [7:0] redist160_sync_together719_aunroll_x_in_c0_eni9933_142_tpl_1_q;
    reg [7:0] redist161_sync_together719_aunroll_x_in_c0_eni9933_143_tpl_1_q;
    reg [7:0] redist162_sync_together719_aunroll_x_in_c0_eni9933_144_tpl_1_q;
    reg [7:0] redist163_sync_together719_aunroll_x_in_c0_eni9933_145_tpl_1_q;
    reg [7:0] redist164_sync_together719_aunroll_x_in_c0_eni9933_146_tpl_1_q;
    reg [7:0] redist165_sync_together719_aunroll_x_in_c0_eni9933_147_tpl_1_q;
    reg [7:0] redist166_sync_together719_aunroll_x_in_c0_eni9933_148_tpl_1_q;
    reg [7:0] redist167_sync_together719_aunroll_x_in_c0_eni9933_149_tpl_1_q;
    reg [7:0] redist168_sync_together719_aunroll_x_in_c0_eni9933_150_tpl_1_q;
    reg [7:0] redist169_sync_together719_aunroll_x_in_c0_eni9933_151_tpl_1_q;
    reg [7:0] redist170_sync_together719_aunroll_x_in_c0_eni9933_152_tpl_1_q;
    reg [7:0] redist171_sync_together719_aunroll_x_in_c0_eni9933_153_tpl_1_q;
    reg [7:0] redist172_sync_together719_aunroll_x_in_c0_eni9933_154_tpl_1_q;
    reg [7:0] redist173_sync_together719_aunroll_x_in_c0_eni9933_155_tpl_1_q;
    reg [7:0] redist174_sync_together719_aunroll_x_in_c0_eni9933_156_tpl_1_q;
    reg [7:0] redist175_sync_together719_aunroll_x_in_c0_eni9933_157_tpl_1_q;
    reg [7:0] redist176_sync_together719_aunroll_x_in_c0_eni9933_158_tpl_1_q;
    reg [7:0] redist177_sync_together719_aunroll_x_in_c0_eni9933_159_tpl_1_q;
    reg [7:0] redist178_sync_together719_aunroll_x_in_c0_eni9933_160_tpl_1_q;
    reg [7:0] redist179_sync_together719_aunroll_x_in_c0_eni9933_161_tpl_1_q;
    reg [7:0] redist180_sync_together719_aunroll_x_in_c0_eni9933_162_tpl_1_q;
    reg [7:0] redist181_sync_together719_aunroll_x_in_c0_eni9933_163_tpl_1_q;
    reg [7:0] redist182_sync_together719_aunroll_x_in_c0_eni9933_164_tpl_1_q;
    reg [7:0] redist183_sync_together719_aunroll_x_in_c0_eni9933_165_tpl_1_q;
    reg [7:0] redist184_sync_together719_aunroll_x_in_c0_eni9933_166_tpl_1_q;
    reg [7:0] redist185_sync_together719_aunroll_x_in_c0_eni9933_167_tpl_1_q;
    reg [7:0] redist186_sync_together719_aunroll_x_in_c0_eni9933_168_tpl_1_q;
    reg [7:0] redist187_sync_together719_aunroll_x_in_c0_eni9933_169_tpl_1_q;
    reg [7:0] redist188_sync_together719_aunroll_x_in_c0_eni9933_170_tpl_1_q;
    reg [7:0] redist189_sync_together719_aunroll_x_in_c0_eni9933_171_tpl_1_q;
    reg [7:0] redist190_sync_together719_aunroll_x_in_c0_eni9933_172_tpl_1_q;
    reg [7:0] redist191_sync_together719_aunroll_x_in_c0_eni9933_173_tpl_1_q;
    reg [7:0] redist192_sync_together719_aunroll_x_in_c0_eni9933_174_tpl_1_q;
    reg [7:0] redist193_sync_together719_aunroll_x_in_c0_eni9933_175_tpl_1_q;
    reg [7:0] redist194_sync_together719_aunroll_x_in_c0_eni9933_176_tpl_1_q;
    reg [7:0] redist195_sync_together719_aunroll_x_in_c0_eni9933_177_tpl_1_q;
    reg [7:0] redist196_sync_together719_aunroll_x_in_c0_eni9933_178_tpl_1_q;
    reg [7:0] redist197_sync_together719_aunroll_x_in_c0_eni9933_179_tpl_1_q;
    reg [7:0] redist198_sync_together719_aunroll_x_in_c0_eni9933_180_tpl_1_q;
    reg [7:0] redist199_sync_together719_aunroll_x_in_c0_eni9933_181_tpl_1_q;
    reg [7:0] redist200_sync_together719_aunroll_x_in_c0_eni9933_182_tpl_1_q;
    reg [7:0] redist201_sync_together719_aunroll_x_in_c0_eni9933_183_tpl_1_q;
    reg [7:0] redist202_sync_together719_aunroll_x_in_c0_eni9933_184_tpl_1_q;
    reg [7:0] redist203_sync_together719_aunroll_x_in_c0_eni9933_185_tpl_1_q;
    reg [7:0] redist204_sync_together719_aunroll_x_in_c0_eni9933_186_tpl_1_q;
    reg [7:0] redist205_sync_together719_aunroll_x_in_c0_eni9933_187_tpl_1_q;
    reg [7:0] redist206_sync_together719_aunroll_x_in_c0_eni9933_188_tpl_1_q;
    reg [7:0] redist207_sync_together719_aunroll_x_in_c0_eni9933_189_tpl_1_q;
    reg [7:0] redist208_sync_together719_aunroll_x_in_c0_eni9933_190_tpl_1_q;
    reg [7:0] redist209_sync_together719_aunroll_x_in_c0_eni9933_191_tpl_1_q;
    reg [7:0] redist210_sync_together719_aunroll_x_in_c0_eni9933_192_tpl_1_q;
    reg [7:0] redist211_sync_together719_aunroll_x_in_c0_eni9933_193_tpl_1_q;
    reg [7:0] redist212_sync_together719_aunroll_x_in_c0_eni9933_194_tpl_1_q;
    reg [7:0] redist213_sync_together719_aunroll_x_in_c0_eni9933_195_tpl_1_q;
    reg [7:0] redist214_sync_together719_aunroll_x_in_c0_eni9933_196_tpl_1_q;
    reg [7:0] redist215_sync_together719_aunroll_x_in_c0_eni9933_197_tpl_1_q;
    reg [7:0] redist216_sync_together719_aunroll_x_in_c0_eni9933_198_tpl_1_q;
    reg [7:0] redist217_sync_together719_aunroll_x_in_c0_eni9933_199_tpl_1_q;
    reg [7:0] redist218_sync_together719_aunroll_x_in_c0_eni9933_200_tpl_1_q;
    reg [7:0] redist219_sync_together719_aunroll_x_in_c0_eni9933_201_tpl_1_q;
    reg [7:0] redist220_sync_together719_aunroll_x_in_c0_eni9933_202_tpl_1_q;
    reg [7:0] redist221_sync_together719_aunroll_x_in_c0_eni9933_203_tpl_1_q;
    reg [7:0] redist222_sync_together719_aunroll_x_in_c0_eni9933_204_tpl_1_q;
    reg [7:0] redist223_sync_together719_aunroll_x_in_c0_eni9933_205_tpl_1_q;
    reg [7:0] redist224_sync_together719_aunroll_x_in_c0_eni9933_206_tpl_1_q;
    reg [7:0] redist225_sync_together719_aunroll_x_in_c0_eni9933_207_tpl_1_q;
    reg [7:0] redist226_sync_together719_aunroll_x_in_c0_eni9933_208_tpl_1_q;
    reg [7:0] redist227_sync_together719_aunroll_x_in_c0_eni9933_209_tpl_1_q;
    reg [7:0] redist228_sync_together719_aunroll_x_in_c0_eni9933_210_tpl_1_q;
    reg [7:0] redist229_sync_together719_aunroll_x_in_c0_eni9933_211_tpl_1_q;
    reg [7:0] redist230_sync_together719_aunroll_x_in_c0_eni9933_212_tpl_1_q;
    reg [7:0] redist231_sync_together719_aunroll_x_in_c0_eni9933_213_tpl_1_q;
    reg [7:0] redist232_sync_together719_aunroll_x_in_c0_eni9933_214_tpl_1_q;
    reg [7:0] redist233_sync_together719_aunroll_x_in_c0_eni9933_215_tpl_1_q;
    reg [7:0] redist234_sync_together719_aunroll_x_in_c0_eni9933_216_tpl_1_q;
    reg [7:0] redist235_sync_together719_aunroll_x_in_c0_eni9933_217_tpl_1_q;
    reg [7:0] redist236_sync_together719_aunroll_x_in_c0_eni9933_218_tpl_1_q;
    reg [7:0] redist237_sync_together719_aunroll_x_in_c0_eni9933_219_tpl_1_q;
    reg [7:0] redist238_sync_together719_aunroll_x_in_c0_eni9933_220_tpl_1_q;
    reg [7:0] redist239_sync_together719_aunroll_x_in_c0_eni9933_221_tpl_1_q;
    reg [7:0] redist240_sync_together719_aunroll_x_in_c0_eni9933_222_tpl_1_q;
    reg [7:0] redist241_sync_together719_aunroll_x_in_c0_eni9933_223_tpl_1_q;
    reg [7:0] redist242_sync_together719_aunroll_x_in_c0_eni9933_224_tpl_1_q;
    reg [7:0] redist243_sync_together719_aunroll_x_in_c0_eni9933_225_tpl_1_q;
    reg [7:0] redist244_sync_together719_aunroll_x_in_c0_eni9933_226_tpl_1_q;
    reg [7:0] redist245_sync_together719_aunroll_x_in_c0_eni9933_227_tpl_1_q;
    reg [7:0] redist246_sync_together719_aunroll_x_in_c0_eni9933_228_tpl_1_q;
    reg [7:0] redist247_sync_together719_aunroll_x_in_c0_eni9933_229_tpl_1_q;
    reg [7:0] redist248_sync_together719_aunroll_x_in_c0_eni9933_230_tpl_1_q;
    reg [7:0] redist249_sync_together719_aunroll_x_in_c0_eni9933_231_tpl_1_q;
    reg [7:0] redist250_sync_together719_aunroll_x_in_c0_eni9933_232_tpl_1_q;
    reg [7:0] redist251_sync_together719_aunroll_x_in_c0_eni9933_233_tpl_1_q;
    reg [7:0] redist252_sync_together719_aunroll_x_in_c0_eni9933_234_tpl_1_q;
    reg [7:0] redist253_sync_together719_aunroll_x_in_c0_eni9933_235_tpl_1_q;
    reg [7:0] redist254_sync_together719_aunroll_x_in_c0_eni9933_236_tpl_1_q;
    reg [7:0] redist255_sync_together719_aunroll_x_in_c0_eni9933_237_tpl_1_q;
    reg [7:0] redist256_sync_together719_aunroll_x_in_c0_eni9933_238_tpl_1_q;
    reg [7:0] redist257_sync_together719_aunroll_x_in_c0_eni9933_239_tpl_1_q;
    reg [7:0] redist258_sync_together719_aunroll_x_in_c0_eni9933_240_tpl_1_q;
    reg [7:0] redist259_sync_together719_aunroll_x_in_c0_eni9933_241_tpl_1_q;
    reg [7:0] redist260_sync_together719_aunroll_x_in_c0_eni9933_242_tpl_1_q;
    reg [7:0] redist261_sync_together719_aunroll_x_in_c0_eni9933_243_tpl_1_q;
    reg [7:0] redist262_sync_together719_aunroll_x_in_c0_eni9933_244_tpl_1_q;
    reg [7:0] redist263_sync_together719_aunroll_x_in_c0_eni9933_245_tpl_1_q;
    reg [7:0] redist264_sync_together719_aunroll_x_in_c0_eni9933_246_tpl_1_q;
    reg [7:0] redist265_sync_together719_aunroll_x_in_c0_eni9933_247_tpl_1_q;
    reg [7:0] redist266_sync_together719_aunroll_x_in_c0_eni9933_248_tpl_1_q;
    reg [7:0] redist267_sync_together719_aunroll_x_in_c0_eni9933_249_tpl_1_q;
    reg [7:0] redist268_sync_together719_aunroll_x_in_c0_eni9933_250_tpl_1_q;
    reg [7:0] redist269_sync_together719_aunroll_x_in_c0_eni9933_251_tpl_1_q;
    reg [7:0] redist270_sync_together719_aunroll_x_in_c0_eni9933_252_tpl_1_q;
    reg [7:0] redist271_sync_together719_aunroll_x_in_c0_eni9933_253_tpl_1_q;
    reg [7:0] redist272_sync_together719_aunroll_x_in_c0_eni9933_254_tpl_1_q;
    reg [7:0] redist273_sync_together719_aunroll_x_in_c0_eni9933_255_tpl_1_q;
    reg [7:0] redist274_sync_together719_aunroll_x_in_c0_eni9933_256_tpl_1_q;
    reg [7:0] redist275_sync_together719_aunroll_x_in_c0_eni9933_257_tpl_1_q;
    reg [7:0] redist276_sync_together719_aunroll_x_in_c0_eni9933_258_tpl_1_q;
    reg [7:0] redist277_sync_together719_aunroll_x_in_c0_eni9933_259_tpl_1_q;
    reg [7:0] redist278_sync_together719_aunroll_x_in_c0_eni9933_260_tpl_1_q;
    reg [7:0] redist279_sync_together719_aunroll_x_in_c0_eni9933_261_tpl_1_q;
    reg [7:0] redist280_sync_together719_aunroll_x_in_c0_eni9933_262_tpl_1_q;
    reg [7:0] redist281_sync_together719_aunroll_x_in_c0_eni9933_263_tpl_1_q;
    reg [7:0] redist282_sync_together719_aunroll_x_in_c0_eni9933_264_tpl_1_q;
    reg [7:0] redist283_sync_together719_aunroll_x_in_c0_eni9933_265_tpl_1_q;
    reg [7:0] redist284_sync_together719_aunroll_x_in_c0_eni9933_266_tpl_1_q;
    reg [7:0] redist285_sync_together719_aunroll_x_in_c0_eni9933_267_tpl_1_q;
    reg [7:0] redist286_sync_together719_aunroll_x_in_c0_eni9933_268_tpl_1_q;
    reg [7:0] redist287_sync_together719_aunroll_x_in_c0_eni9933_269_tpl_1_q;
    reg [7:0] redist288_sync_together719_aunroll_x_in_c0_eni9933_270_tpl_1_q;
    reg [7:0] redist289_sync_together719_aunroll_x_in_c0_eni9933_271_tpl_1_q;
    reg [7:0] redist290_sync_together719_aunroll_x_in_c0_eni9933_272_tpl_1_q;
    reg [7:0] redist291_sync_together719_aunroll_x_in_c0_eni9933_273_tpl_1_q;
    reg [7:0] redist292_sync_together719_aunroll_x_in_c0_eni9933_274_tpl_1_q;
    reg [7:0] redist293_sync_together719_aunroll_x_in_c0_eni9933_275_tpl_1_q;
    reg [0:0] redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_q;
    reg [0:0] redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_0;
    reg [0:0] redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_1;
    reg [0:0] redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_2;
    reg [0:0] redist295_sync_together719_aunroll_x_in_c0_eni9933_277_tpl_8_q;
    reg [0:0] redist296_sync_together719_aunroll_x_in_i_valid_3_q;
    reg [0:0] redist296_sync_together719_aunroll_x_in_i_valid_3_delay_0;
    reg [0:0] redist296_sync_together719_aunroll_x_in_i_valid_3_delay_1;
    reg [0:0] redist297_sync_together719_aunroll_x_in_i_valid_7_q;
    reg [0:0] redist297_sync_together719_aunroll_x_in_i_valid_7_delay_0;
    reg [0:0] redist297_sync_together719_aunroll_x_in_i_valid_7_delay_1;
    reg [0:0] redist297_sync_together719_aunroll_x_in_i_valid_7_delay_2;
    reg [9:0] redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_q;
    reg [9:0] redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_0;
    reg [9:0] redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_1;
    reg [15:0] redist299_i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b_1_q;
    reg [15:0] redist300_i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b_1_q;
    reg [15:0] redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1_q;
    reg [63:0] redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_inputreg0_q;
    reg [63:0] redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_outputreg0_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist296_sync_together719_aunroll_x_in_i_valid_3(DELAY,1892)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist296_sync_together719_aunroll_x_in_i_valid_3_delay_0 <= '0;
            redist296_sync_together719_aunroll_x_in_i_valid_3_delay_1 <= '0;
            redist296_sync_together719_aunroll_x_in_i_valid_3_q <= '0;
        end
        else
        begin
            redist296_sync_together719_aunroll_x_in_i_valid_3_delay_0 <= $unsigned(in_i_valid);
            redist296_sync_together719_aunroll_x_in_i_valid_3_delay_1 <= redist296_sync_together719_aunroll_x_in_i_valid_3_delay_0;
            redist296_sync_together719_aunroll_x_in_i_valid_3_q <= redist296_sync_together719_aunroll_x_in_i_valid_3_delay_1;
        end
    end

    // redist297_sync_together719_aunroll_x_in_i_valid_7(DELAY,1893)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist297_sync_together719_aunroll_x_in_i_valid_7_delay_0 <= '0;
            redist297_sync_together719_aunroll_x_in_i_valid_7_delay_1 <= '0;
            redist297_sync_together719_aunroll_x_in_i_valid_7_delay_2 <= '0;
            redist297_sync_together719_aunroll_x_in_i_valid_7_q <= '0;
        end
        else
        begin
            redist297_sync_together719_aunroll_x_in_i_valid_7_delay_0 <= $unsigned(redist296_sync_together719_aunroll_x_in_i_valid_3_q);
            redist297_sync_together719_aunroll_x_in_i_valid_7_delay_1 <= redist297_sync_together719_aunroll_x_in_i_valid_7_delay_0;
            redist297_sync_together719_aunroll_x_in_i_valid_7_delay_2 <= redist297_sync_together719_aunroll_x_in_i_valid_7_delay_1;
            redist297_sync_together719_aunroll_x_in_i_valid_7_q <= redist297_sync_together719_aunroll_x_in_i_valid_7_delay_2;
        end
    end

    // valid_fanout_reg15(REG,854)@12 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist297_sync_together719_aunroll_x_in_i_valid_7_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist295_sync_together719_aunroll_x_in_c0_eni9933_277_tpl_8(DELAY,1891)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist295_sync_together719_aunroll_x_in_c0_eni9933_277_tpl_8 ( .xin(in_c0_eni9933_277_tpl), .xout(redist295_sync_together719_aunroll_x_in_c0_eni9933_277_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_conv_process_output_buff_pmem(CONSTANT,646)
    assign c_conv_process_output_buff_pmem_q = $unsigned(64'b0100000001000000000000000000000000000000000000000000000000000000);

    // i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select(BITSELECT,1595)@8
    assign i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_b = c_conv_process_output_buff_pmem_q[15:0];
    assign i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c = c_conv_process_output_buff_pmem_q[63:16];

    // redist0_i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c_1(DELAY,1596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c_1_q <= '0;
        end
        else
        begin
            redist0_i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c_1_q <= $unsigned(i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c);
        end
    end

    // valid_fanout_reg1(REG,840)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_param_fca_12_extract59_conv_process2(BLACKBOX,708)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i32_param_0000ract59_conv_process0 thei_llvm_fpga_ffwd_dest_i32_param_fca_12_extract59_conv_process2 (
        .in_intel_reserved_ffwd_7_0(in_intel_reserved_ffwd_7_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_dest_data_out_7_0(i_llvm_fpga_ffwd_dest_i32_param_fca_12_extract59_conv_process2_out_dest_data_out_7_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg2(REG,841)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg3(REG,842)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(in_i_valid);
        end
    end

    // redist21_sync_together719_aunroll_x_in_c0_eni9933_3_tpl_1(DELAY,1617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together719_aunroll_x_in_c0_eni9933_3_tpl_1_q <= '0;
        end
        else
        begin
            redist21_sync_together719_aunroll_x_in_c0_eni9933_3_tpl_1_q <= $unsigned(in_c0_eni9933_3_tpl);
        end
    end

    // i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4(BLACKBOX,711)@6
    // out out_feedback_out_117@20000000
    // out out_feedback_valid_out_117@20000000
    cnn_top_i_llvm_fpga_push_i32_tcc_0_i483_0000ush117_conv_process0 thei_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4 (
        .in_c0_ene3937(redist21_sync_together719_aunroll_x_in_c0_eni9933_3_tpl_1_q),
        .in_data_in(i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_data_out),
        .in_feedback_stall_in_117(i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_feedback_stall_out_117),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_data_out(),
        .out_feedback_out_117(i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4_out_feedback_out_117),
        .out_feedback_valid_out_117(i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4_out_feedback_valid_out_117),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist20_sync_together719_aunroll_x_in_c0_eni9933_2_tpl_1(DELAY,1616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_sync_together719_aunroll_x_in_c0_eni9933_2_tpl_1_q <= '0;
        end
        else
        begin
            redist20_sync_together719_aunroll_x_in_c0_eni9933_2_tpl_1_q <= $unsigned(in_c0_eni9933_2_tpl);
        end
    end

    // redist19_sync_together719_aunroll_x_in_c0_eni9933_1_tpl_1(DELAY,1615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together719_aunroll_x_in_c0_eni9933_1_tpl_1_q <= '0;
        end
        else
        begin
            redist19_sync_together719_aunroll_x_in_c0_eni9933_1_tpl_1_q <= $unsigned(in_c0_eni9933_1_tpl);
        end
    end

    // i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3(BLACKBOX,709)@6
    // out out_feedback_stall_out_117@20000000
    cnn_top_i_llvm_fpga_pop_i32_tcc_0_i483_p0000pop117_conv_process0 thei_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3 (
        .in_data_in(redist19_sync_together719_aunroll_x_in_c0_eni9933_1_tpl_1_q),
        .in_dir(redist20_sync_together719_aunroll_x_in_c0_eni9933_2_tpl_1_q),
        .in_feedback_in_117(i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4_out_feedback_out_117),
        .in_feedback_valid_in_117(i_llvm_fpga_push_i32_tcc_0_i483_pop103305_push117_conv_process4_out_feedback_valid_out_117),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_data_out),
        .out_feedback_stall_out_117(i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_feedback_stall_out_117),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_add_i_conv_process5(ADD,675)@6
    assign i_add_i_conv_process5_a = {1'b0, i_llvm_fpga_pop_i32_tcc_0_i483_pop103305_pop117_conv_process3_out_data_out};
    assign i_add_i_conv_process5_b = {1'b0, i_llvm_fpga_ffwd_dest_i32_param_fca_12_extract59_conv_process2_out_dest_data_out_7_0};
    assign i_add_i_conv_process5_o = $unsigned(i_add_i_conv_process5_a) + $unsigned(i_add_i_conv_process5_b);
    assign i_add_i_conv_process5_q = i_add_i_conv_process5_o[32:0];

    // bgTrunc_i_add_i_conv_process5_sel_x(BITSELECT,2)@6
    assign bgTrunc_i_add_i_conv_process5_sel_x_b = i_add_i_conv_process5_q[31:0];

    // i_idxprom38_i_conv_process6_sel_x(BITSELECT,151)@6
    assign i_idxprom38_i_conv_process6_sel_x_b = $unsigned({{32{bgTrunc_i_add_i_conv_process5_sel_x_b[31]}}, bgTrunc_i_add_i_conv_process5_sel_x_b[31:0]});

    // i_value2_i_i_i5_conv_process0_dupName_3_trunc_sel_x(BITSELECT,605)@6
    assign i_value2_i_i_i5_conv_process0_dupName_3_trunc_sel_x_b = i_idxprom38_i_conv_process6_sel_x_b[15:0];

    // i_value2_i_i_i5_conv_process0_narrow_x(BITSELECT,622)@6
    assign i_value2_i_i_i5_conv_process0_narrow_x_b = i_value2_i_i_i5_conv_process0_dupName_3_trunc_sel_x_b[9:0];

    // redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3(DELAY,1894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_0 <= '0;
            redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_1 <= '0;
            redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_q <= '0;
        end
        else
        begin
            redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_0 <= $unsigned(i_value2_i_i_i5_conv_process0_narrow_x_b);
            redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_1 <= redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_0;
            redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_q <= redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_delay_1;
        end
    end

    // i_value2_i_i_i5_conv_process0_shift_join_x(BITJOIN,623)@9
    assign i_value2_i_i_i5_conv_process0_shift_join_x_q = {redist298_i_value2_i_i_i5_conv_process0_narrow_x_b_3_q, i_value2_i_i_i5_conv_process0_c_i6_02_x_q};

    // i_value2_i_i_i5_conv_process0_mult_multconst_x(CONSTANT,615)
    assign i_value2_i_i_i5_conv_process0_mult_multconst_x_q = $unsigned(2'b00);

    // c_i32_0709(CONSTANT,663)
    assign c_i32_0709_q = $unsigned(32'b00000000000000000000000000000000);

    // valid_fanout_reg13(REG,852)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg16(REG,855)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(in_i_valid);
        end
    end

    // c_i32_1711(CONSTANT,664)
    assign c_i32_1711_q = $unsigned(32'b00000000000000000000000000000001);

    // i_inc47_i_conv_process690(ADD,698)@6
    assign i_inc47_i_conv_process690_a = {1'b0, i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_data_out};
    assign i_inc47_i_conv_process690_b = {1'b0, c_i32_1711_q};
    assign i_inc47_i_conv_process690_o = $unsigned(i_inc47_i_conv_process690_a) + $unsigned(i_inc47_i_conv_process690_b);
    assign i_inc47_i_conv_process690_q = i_inc47_i_conv_process690_o[32:0];

    // bgTrunc_i_inc47_i_conv_process690_sel_x(BITSELECT,19)@6
    assign bgTrunc_i_inc47_i_conv_process690_sel_x_b = i_inc47_i_conv_process690_q[31:0];

    // i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691(BLACKBOX,712)@6
    // out out_feedback_out_109@20000000
    // out out_feedback_valid_out_109@20000000
    cnn_top_i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process0 thei_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691 (
        .in_c0_ene3937(redist21_sync_together719_aunroll_x_in_c0_eni9933_3_tpl_1_q),
        .in_data_in(bgTrunc_i_inc47_i_conv_process690_sel_x_b),
        .in_feedback_stall_in_109(i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_feedback_stall_out_109),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .out_data_out(),
        .out_feedback_out_109(i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691_out_feedback_out_109),
        .out_feedback_valid_out_109(i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691_out_feedback_valid_out_109),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169(BLACKBOX,710)@6
    // out out_feedback_stall_out_109@20000000
    cnn_top_i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process0 thei_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169 (
        .in_data_in(c_i32_0709_q),
        .in_dir(redist20_sync_together719_aunroll_x_in_c0_eni9933_2_tpl_1_q),
        .in_feedback_in_109(i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691_out_feedback_out_109),
        .in_feedback_valid_in_109(i_llvm_fpga_push_i32_trr_0_i481_push109_conv_process691_out_feedback_valid_out_109),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_data_out(i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_data_out),
        .out_feedback_stall_out_109(i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_feedback_stall_out_109),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_idxprom36_i_conv_process170_sel_x(BITSELECT,150)@6
    assign i_idxprom36_i_conv_process170_sel_x_b = {32'b00000000000000000000000000000000, i_llvm_fpga_pop_i32_trr_0_i481_pop109_conv_process169_out_data_out[31:0]};

    // i_idxprom36_i_conv_process170_vt_select_31(BITSELECT,695)@6
    assign i_idxprom36_i_conv_process170_vt_select_31_b = i_idxprom36_i_conv_process170_sel_x_b[31:0];

    // i_idxprom36_i_conv_process170_vt_join(BITJOIN,694)@6
    assign i_idxprom36_i_conv_process170_vt_join_q = {c_i32_0709_q, i_idxprom36_i_conv_process170_vt_select_31_b};

    // i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x(BITSELECT,602)@6
    assign i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b = i_idxprom36_i_conv_process170_vt_join_q[15:0];

    // redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1(DELAY,1897)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1_q <= $unsigned(i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b);
        end
    end

    // highBBits_uid971_i_value2_i_i_i5_conv_process0_mult_x(BITSELECT,970)@7
    assign highBBits_uid971_i_value2_i_i_i5_conv_process0_mult_x_b = redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1_q[15:1];

    // highBBits_uid966_i_value2_i_i_i5_conv_process0_mult_x(BITSELECT,965)@6
    assign highBBits_uid966_i_value2_i_i_i5_conv_process0_mult_x_b = i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b[15:3];

    // addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x(ADD,966)@6 + 1
    assign addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_a = {1'b0, i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b};
    assign addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_b = {4'b0000, highBBits_uid966_i_value2_i_i_i5_conv_process0_mult_x_b};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_o <= 17'b0;
        end
        else
        begin
            addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_o <= $unsigned(addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_a) + $unsigned(addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_b);
        end
    end
    assign addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_q = addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_o[16:0];

    // lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x(BITSELECT,964)@7
    assign lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x_in = redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1_q[2:0];
    assign lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x_b = lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x_in[2:0];

    // add_uid968_i_value2_i_i_i5_conv_process0_mult_x(BITJOIN,967)@7
    assign add_uid968_i_value2_i_i_i5_conv_process0_mult_x_q = {addsumAHighB_uid967_i_value2_i_i_i5_conv_process0_mult_x_q, lowRangeB_uid965_i_value2_i_i_i5_conv_process0_mult_x_b};

    // a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x(ADD,971)@7
    assign a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_a = {1'b0, add_uid968_i_value2_i_i_i5_conv_process0_mult_x_q};
    assign a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_b = {6'b000000, highBBits_uid971_i_value2_i_i_i5_conv_process0_mult_x_b};
    assign a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_o = $unsigned(a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_a) + $unsigned(a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_b);
    assign a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_q = a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_o[20:0];

    // lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x(BITSELECT,969)@7
    assign lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x_in = redist301_i_value2_i_i_i5_conv_process0_dupName_0_trunc_sel_x_b_1_q[0:0];
    assign lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x_b = lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x_in[0:0];

    // a_subconst_19_uid973_i_value2_i_i_i5_conv_process0_mult_x(BITJOIN,972)@7
    assign a_subconst_19_uid973_i_value2_i_i_i5_conv_process0_mult_x_q = {a_subconst_19_sumAHighB_uid972_i_value2_i_i_i5_conv_process0_mult_x_q, lowRangeB_uid970_i_value2_i_i_i5_conv_process0_mult_x_b};

    // sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x(BITSELECT,976)@7
    assign sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x_in = a_subconst_19_uid973_i_value2_i_i_i5_conv_process0_mult_x_q[20:0];
    assign sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x_b = sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x_in[20:0];

    // sR_bottomExtension_uid976_i_value2_i_i_i5_conv_process0_mult_x(CONSTANT,975)
    assign sR_bottomExtension_uid976_i_value2_i_i_i5_conv_process0_mult_x_q = $unsigned(9'b000000000);

    // sR_mergedSignalTM_uid978_i_value2_i_i_i5_conv_process0_mult_x(BITJOIN,977)@7
    assign sR_mergedSignalTM_uid978_i_value2_i_i_i5_conv_process0_mult_x_q = {sR_bottomRange_uid977_i_value2_i_i_i5_conv_process0_mult_x_b, sR_bottomExtension_uid976_i_value2_i_i_i5_conv_process0_mult_x_q};

    // i_value2_i_i_i5_conv_process0_mult_extender_x(BITJOIN,614)@7
    assign i_value2_i_i_i5_conv_process0_mult_extender_x_q = {i_value2_i_i_i5_conv_process0_mult_multconst_x_q, sR_mergedSignalTM_uid978_i_value2_i_i_i5_conv_process0_mult_x_q};

    // i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x(BITSELECT,603)@7
    assign i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b = i_value2_i_i_i5_conv_process0_mult_extender_x_q[15:0];

    // redist300_i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b_1(DELAY,1896)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist300_i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist300_i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b_1_q <= $unsigned(i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b);
        end
    end

    // i_value2_i_i_i5_conv_process0_add_x(ADD,617)@8
    assign i_value2_i_i_i5_conv_process0_add_x_a = {1'b0, i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_b};
    assign i_value2_i_i_i5_conv_process0_add_x_b = {1'b0, redist300_i_value2_i_i_i5_conv_process0_dupName_1_trunc_sel_x_b_1_q};
    assign i_value2_i_i_i5_conv_process0_add_x_o = $unsigned(i_value2_i_i_i5_conv_process0_add_x_a) + $unsigned(i_value2_i_i_i5_conv_process0_add_x_b);
    assign i_value2_i_i_i5_conv_process0_add_x_q = i_value2_i_i_i5_conv_process0_add_x_o[16:0];

    // i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x(BITSELECT,604)@8
    assign i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b = i_value2_i_i_i5_conv_process0_add_x_q[15:0];

    // redist299_i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b_1(DELAY,1895)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist299_i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist299_i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_value2_i_i_i5_conv_process0_dupName_0_add_x(ADD,608)@9
    assign i_value2_i_i_i5_conv_process0_dupName_0_add_x_a = {1'b0, redist299_i_value2_i_i_i5_conv_process0_dupName_2_trunc_sel_x_b_1_q};
    assign i_value2_i_i_i5_conv_process0_dupName_0_add_x_b = {1'b0, i_value2_i_i_i5_conv_process0_shift_join_x_q};
    assign i_value2_i_i_i5_conv_process0_dupName_0_add_x_o = $unsigned(i_value2_i_i_i5_conv_process0_dupName_0_add_x_a) + $unsigned(i_value2_i_i_i5_conv_process0_dupName_0_add_x_b);
    assign i_value2_i_i_i5_conv_process0_dupName_0_add_x_q = i_value2_i_i_i5_conv_process0_dupName_0_add_x_o[16:0];

    // i_value2_i_i_i5_conv_process0_dupName_5_trunc_sel_x(BITSELECT,606)@9
    assign i_value2_i_i_i5_conv_process0_dupName_5_trunc_sel_x_b = i_value2_i_i_i5_conv_process0_dupName_0_add_x_q[15:0];

    // i_value2_i_i_i5_conv_process0_append_upper_bits_x(BITJOIN,618)@9
    assign i_value2_i_i_i5_conv_process0_append_upper_bits_x_q = {redist0_i_value2_i_i_i5_conv_process0_trunc_sel_x_merged_bit_select_c_1_q, i_value2_i_i_i5_conv_process0_dupName_5_trunc_sel_x_b};

    // i_value2_i_i_i5_conv_process171_vt_select_63(BITSELECT,721)@9
    assign i_value2_i_i_i5_conv_process171_vt_select_63_b = i_value2_i_i_i5_conv_process0_append_upper_bits_x_q[63:6];

    // i_value2_i_i_i5_conv_process171_vt_join(BITJOIN,720)@9
    assign i_value2_i_i_i5_conv_process171_vt_join_q = {i_value2_i_i_i5_conv_process171_vt_select_63_b, i_value2_i_i_i5_conv_process0_c_i6_02_x_q};

    // i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_select_63(BITSELECT,715)@9
    assign i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_select_63_b = i_value2_i_i_i5_conv_process171_vt_join_q[63:6];

    // i_value2_i_i_i5_conv_process0_c_i6_02_x(CONSTANT,620)
    assign i_value2_i_i_i5_conv_process0_c_i6_02_x_q = $unsigned(6'b000000);

    // i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join(BITJOIN,714)@9
    assign i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q = {i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_select_63_b, i_value2_i_i_i5_conv_process0_c_i6_02_x_q};

    // redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_inputreg0(DELAY,1898)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_inputreg0_q <= '0;
        end
        else
        begin
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_inputreg0_q <= $unsigned(i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q);
        end
    end

    // redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4(DELAY,1614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_delay_0 <= '0;
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_q <= '0;
        end
        else
        begin
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_delay_0 <= $unsigned(redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_inputreg0_q);
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_q <= redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_delay_0;
        end
    end

    // redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_outputreg0(DELAY,1899)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_outputreg0_q <= '0;
        end
        else
        begin
            redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_outputreg0_q <= $unsigned(redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_q);
        end
    end

    // valid_fanout_reg14(REG,853)@8 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(redist296_sync_together719_aunroll_x_in_i_valid_3_q);
        end
    end

    // redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4(DELAY,1890)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_0 <= '0;
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_1 <= '0;
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_2 <= '0;
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_q <= '0;
        end
        else
        begin
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_0 <= $unsigned(in_c0_eni9933_276_tpl);
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_1 <= redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_0;
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_2 <= redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_1;
            redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_q <= redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x(BLACKBOX,600)@9
    // in in_i_stall@20000000
    // out out_o_readdata_0_tpl@13
    // out out_o_readdata_1_tpl@13
    // out out_o_readdata_2_tpl@13
    // out out_o_readdata_3_tpl@13
    // out out_o_readdata_4_tpl@13
    // out out_o_readdata_5_tpl@13
    // out out_o_readdata_6_tpl@13
    // out out_o_readdata_7_tpl@13
    // out out_o_readdata_8_tpl@13
    // out out_o_readdata_9_tpl@13
    // out out_o_readdata_10_tpl@13
    // out out_o_readdata_11_tpl@13
    // out out_o_readdata_12_tpl@13
    // out out_o_readdata_13_tpl@13
    // out out_o_readdata_14_tpl@13
    // out out_o_readdata_15_tpl@13
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata@20000000
    // out out_o_stall@12
    // out out_o_valid@13
    cnn_top_i_llvm_fpga_mem_memcoalesce_load0000ue_238_conv_process0 thei_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q),
        .in_i_predicate(redist294_sync_together719_aunroll_x_in_c0_eni9933_276_tpl_4_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg14_q),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdata(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdata),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdatavalid(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdatavalid),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_waitrequest(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_waitrequest),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writeack(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writeack),
        .out_o_readdata_0_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_0_tpl),
        .out_o_readdata_1_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_1_tpl),
        .out_o_readdata_2_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_2_tpl),
        .out_o_readdata_3_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_3_tpl),
        .out_o_readdata_4_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_4_tpl),
        .out_o_readdata_5_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_5_tpl),
        .out_o_readdata_6_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_6_tpl),
        .out_o_readdata_7_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_7_tpl),
        .out_o_readdata_8_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_8_tpl),
        .out_o_readdata_9_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_9_tpl),
        .out_o_readdata_10_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_10_tpl),
        .out_o_readdata_11_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_11_tpl),
        .out_o_readdata_12_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_12_tpl),
        .out_o_readdata_13_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_13_tpl),
        .out_o_readdata_14_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_14_tpl),
        .out_o_readdata_15_tpl(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_15_tpl),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata(i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist53_sync_together719_aunroll_x_in_c0_eni9933_35_tpl_1(DELAY,1649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together719_aunroll_x_in_c0_eni9933_35_tpl_1_q <= '0;
        end
        else
        begin
            redist53_sync_together719_aunroll_x_in_c0_eni9933_35_tpl_1_q <= $unsigned(in_c0_eni9933_35_tpl);
        end
    end

    // redist181_sync_together719_aunroll_x_in_c0_eni9933_163_tpl_1(DELAY,1777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_sync_together719_aunroll_x_in_c0_eni9933_163_tpl_1_q <= '0;
        end
        else
        begin
            redist181_sync_together719_aunroll_x_in_c0_eni9933_163_tpl_1_q <= $unsigned(in_c0_eni9933_163_tpl);
        end
    end

    // valid_fanout_reg4(REG,843)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23(BLACKBOX,707)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_conv_process24_15_x(MUX,37)@6
    assign i_acl_conv_process24_15_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_15_x_s or redist181_sync_together719_aunroll_x_in_c0_eni9933_163_tpl_1_q or redist53_sync_together719_aunroll_x_in_c0_eni9933_35_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_15_x_s)
            1'b0 : i_acl_conv_process24_15_x_q = redist181_sync_together719_aunroll_x_in_c0_eni9933_163_tpl_1_q;
            1'b1 : i_acl_conv_process24_15_x_q = redist53_sync_together719_aunroll_x_in_c0_eni9933_35_tpl_1_q;
            default : i_acl_conv_process24_15_x_q = 8'b0;
        endcase
    end

    // redist22_sync_together719_aunroll_x_in_c0_eni9933_4_tpl_1(DELAY,1618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together719_aunroll_x_in_c0_eni9933_4_tpl_1_q <= '0;
        end
        else
        begin
            redist22_sync_together719_aunroll_x_in_c0_eni9933_4_tpl_1_q <= $unsigned(in_c0_eni9933_4_tpl);
        end
    end

    // redist30_sync_together719_aunroll_x_in_c0_eni9933_12_tpl_1(DELAY,1626)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together719_aunroll_x_in_c0_eni9933_12_tpl_1_q <= '0;
        end
        else
        begin
            redist30_sync_together719_aunroll_x_in_c0_eni9933_12_tpl_1_q <= $unsigned(in_c0_eni9933_12_tpl);
        end
    end

    // valid_fanout_reg12(REG,851)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492149_conv_process39(BLACKBOX,699)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492149_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492149_conv_process39 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492149_conv_process39_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_46_conv_process40(MUX,674)@6
    assign i_acl_46_conv_process40_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492149_conv_process39_out_dest_data_out_75_0;
    always @(i_acl_46_conv_process40_s or redist30_sync_together719_aunroll_x_in_c0_eni9933_12_tpl_1_q or redist22_sync_together719_aunroll_x_in_c0_eni9933_4_tpl_1_q)
    begin
        unique case (i_acl_46_conv_process40_s)
            1'b0 : i_acl_46_conv_process40_q = redist30_sync_together719_aunroll_x_in_c0_eni9933_12_tpl_1_q;
            1'b1 : i_acl_46_conv_process40_q = redist22_sync_together719_aunroll_x_in_c0_eni9933_4_tpl_1_q;
            default : i_acl_46_conv_process40_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1553)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_15_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist69_sync_together719_aunroll_x_in_c0_eni9933_51_tpl_1(DELAY,1665)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together719_aunroll_x_in_c0_eni9933_51_tpl_1_q <= '0;
        end
        else
        begin
            redist69_sync_together719_aunroll_x_in_c0_eni9933_51_tpl_1_q <= $unsigned(in_c0_eni9933_51_tpl);
        end
    end

    // redist197_sync_together719_aunroll_x_in_c0_eni9933_179_tpl_1(DELAY,1793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_sync_together719_aunroll_x_in_c0_eni9933_179_tpl_1_q <= '0;
        end
        else
        begin
            redist197_sync_together719_aunroll_x_in_c0_eni9933_179_tpl_1_q <= $unsigned(in_c0_eni9933_179_tpl);
        end
    end

    // i_acl_conv_process24_31_x(MUX,53)@6
    assign i_acl_conv_process24_31_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_31_x_s or redist197_sync_together719_aunroll_x_in_c0_eni9933_179_tpl_1_q or redist69_sync_together719_aunroll_x_in_c0_eni9933_51_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_31_x_s)
            1'b0 : i_acl_conv_process24_31_x_q = redist197_sync_together719_aunroll_x_in_c0_eni9933_179_tpl_1_q;
            1'b1 : i_acl_conv_process24_31_x_q = redist69_sync_together719_aunroll_x_in_c0_eni9933_51_tpl_1_q;
            default : i_acl_conv_process24_31_x_q = 8'b0;
        endcase
    end

    // redist23_sync_together719_aunroll_x_in_c0_eni9933_5_tpl_1(DELAY,1619)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together719_aunroll_x_in_c0_eni9933_5_tpl_1_q <= '0;
        end
        else
        begin
            redist23_sync_together719_aunroll_x_in_c0_eni9933_5_tpl_1_q <= $unsigned(in_c0_eni9933_5_tpl);
        end
    end

    // redist31_sync_together719_aunroll_x_in_c0_eni9933_13_tpl_1(DELAY,1627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together719_aunroll_x_in_c0_eni9933_13_tpl_1_q <= '0;
        end
        else
        begin
            redist31_sync_together719_aunroll_x_in_c0_eni9933_13_tpl_1_q <= $unsigned(in_c0_eni9933_13_tpl);
        end
    end

    // valid_fanout_reg11(REG,850)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492150_conv_process37(BLACKBOX,700)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492150_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492150_conv_process37 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492150_conv_process37_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_45_conv_process38(MUX,673)@6
    assign i_acl_45_conv_process38_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492150_conv_process37_out_dest_data_out_75_0;
    always @(i_acl_45_conv_process38_s or redist31_sync_together719_aunroll_x_in_c0_eni9933_13_tpl_1_q or redist23_sync_together719_aunroll_x_in_c0_eni9933_5_tpl_1_q)
    begin
        unique case (i_acl_45_conv_process38_s)
            1'b0 : i_acl_45_conv_process38_q = redist31_sync_together719_aunroll_x_in_c0_eni9933_13_tpl_1_q;
            1'b1 : i_acl_45_conv_process38_q = redist23_sync_together719_aunroll_x_in_c0_eni9933_5_tpl_1_q;
            default : i_acl_45_conv_process38_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1550)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_31_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1558)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist85_sync_together719_aunroll_x_in_c0_eni9933_67_tpl_1(DELAY,1681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together719_aunroll_x_in_c0_eni9933_67_tpl_1_q <= '0;
        end
        else
        begin
            redist85_sync_together719_aunroll_x_in_c0_eni9933_67_tpl_1_q <= $unsigned(in_c0_eni9933_67_tpl);
        end
    end

    // redist213_sync_together719_aunroll_x_in_c0_eni9933_195_tpl_1(DELAY,1809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_sync_together719_aunroll_x_in_c0_eni9933_195_tpl_1_q <= '0;
        end
        else
        begin
            redist213_sync_together719_aunroll_x_in_c0_eni9933_195_tpl_1_q <= $unsigned(in_c0_eni9933_195_tpl);
        end
    end

    // i_acl_conv_process24_47_x(MUX,69)@6
    assign i_acl_conv_process24_47_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_47_x_s or redist213_sync_together719_aunroll_x_in_c0_eni9933_195_tpl_1_q or redist85_sync_together719_aunroll_x_in_c0_eni9933_67_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_47_x_s)
            1'b0 : i_acl_conv_process24_47_x_q = redist213_sync_together719_aunroll_x_in_c0_eni9933_195_tpl_1_q;
            1'b1 : i_acl_conv_process24_47_x_q = redist85_sync_together719_aunroll_x_in_c0_eni9933_67_tpl_1_q;
            default : i_acl_conv_process24_47_x_q = 8'b0;
        endcase
    end

    // redist24_sync_together719_aunroll_x_in_c0_eni9933_6_tpl_1(DELAY,1620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together719_aunroll_x_in_c0_eni9933_6_tpl_1_q <= '0;
        end
        else
        begin
            redist24_sync_together719_aunroll_x_in_c0_eni9933_6_tpl_1_q <= $unsigned(in_c0_eni9933_6_tpl);
        end
    end

    // redist32_sync_together719_aunroll_x_in_c0_eni9933_14_tpl_1(DELAY,1628)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together719_aunroll_x_in_c0_eni9933_14_tpl_1_q <= '0;
        end
        else
        begin
            redist32_sync_together719_aunroll_x_in_c0_eni9933_14_tpl_1_q <= $unsigned(in_c0_eni9933_14_tpl);
        end
    end

    // valid_fanout_reg10(REG,849)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492151_conv_process35(BLACKBOX,701)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492151_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492151_conv_process35 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492151_conv_process35_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_44_conv_process36(MUX,672)@6
    assign i_acl_44_conv_process36_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492151_conv_process35_out_dest_data_out_75_0;
    always @(i_acl_44_conv_process36_s or redist32_sync_together719_aunroll_x_in_c0_eni9933_14_tpl_1_q or redist24_sync_together719_aunroll_x_in_c0_eni9933_6_tpl_1_q)
    begin
        unique case (i_acl_44_conv_process36_s)
            1'b0 : i_acl_44_conv_process36_q = redist32_sync_together719_aunroll_x_in_c0_eni9933_14_tpl_1_q;
            1'b1 : i_acl_44_conv_process36_q = redist24_sync_together719_aunroll_x_in_c0_eni9933_6_tpl_1_q;
            default : i_acl_44_conv_process36_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1544)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_47_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist101_sync_together719_aunroll_x_in_c0_eni9933_83_tpl_1(DELAY,1697)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together719_aunroll_x_in_c0_eni9933_83_tpl_1_q <= '0;
        end
        else
        begin
            redist101_sync_together719_aunroll_x_in_c0_eni9933_83_tpl_1_q <= $unsigned(in_c0_eni9933_83_tpl);
        end
    end

    // redist229_sync_together719_aunroll_x_in_c0_eni9933_211_tpl_1(DELAY,1825)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist229_sync_together719_aunroll_x_in_c0_eni9933_211_tpl_1_q <= '0;
        end
        else
        begin
            redist229_sync_together719_aunroll_x_in_c0_eni9933_211_tpl_1_q <= $unsigned(in_c0_eni9933_211_tpl);
        end
    end

    // i_acl_conv_process24_63_x(MUX,85)@6
    assign i_acl_conv_process24_63_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_63_x_s or redist229_sync_together719_aunroll_x_in_c0_eni9933_211_tpl_1_q or redist101_sync_together719_aunroll_x_in_c0_eni9933_83_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_63_x_s)
            1'b0 : i_acl_conv_process24_63_x_q = redist229_sync_together719_aunroll_x_in_c0_eni9933_211_tpl_1_q;
            1'b1 : i_acl_conv_process24_63_x_q = redist101_sync_together719_aunroll_x_in_c0_eni9933_83_tpl_1_q;
            default : i_acl_conv_process24_63_x_q = 8'b0;
        endcase
    end

    // redist25_sync_together719_aunroll_x_in_c0_eni9933_7_tpl_1(DELAY,1621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together719_aunroll_x_in_c0_eni9933_7_tpl_1_q <= '0;
        end
        else
        begin
            redist25_sync_together719_aunroll_x_in_c0_eni9933_7_tpl_1_q <= $unsigned(in_c0_eni9933_7_tpl);
        end
    end

    // redist33_sync_together719_aunroll_x_in_c0_eni9933_15_tpl_1(DELAY,1629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together719_aunroll_x_in_c0_eni9933_15_tpl_1_q <= '0;
        end
        else
        begin
            redist33_sync_together719_aunroll_x_in_c0_eni9933_15_tpl_1_q <= $unsigned(in_c0_eni9933_15_tpl);
        end
    end

    // valid_fanout_reg9(REG,848)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492152_conv_process33(BLACKBOX,702)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492152_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492152_conv_process33 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492152_conv_process33_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_43_conv_process34(MUX,671)@6
    assign i_acl_43_conv_process34_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492152_conv_process33_out_dest_data_out_75_0;
    always @(i_acl_43_conv_process34_s or redist33_sync_together719_aunroll_x_in_c0_eni9933_15_tpl_1_q or redist25_sync_together719_aunroll_x_in_c0_eni9933_7_tpl_1_q)
    begin
        unique case (i_acl_43_conv_process34_s)
            1'b0 : i_acl_43_conv_process34_q = redist33_sync_together719_aunroll_x_in_c0_eni9933_15_tpl_1_q;
            1'b1 : i_acl_43_conv_process34_q = redist25_sync_together719_aunroll_x_in_c0_eni9933_7_tpl_1_q;
            default : i_acl_43_conv_process34_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1541)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_63_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1549)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,830)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist117_sync_together719_aunroll_x_in_c0_eni9933_99_tpl_1(DELAY,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_sync_together719_aunroll_x_in_c0_eni9933_99_tpl_1_q <= '0;
        end
        else
        begin
            redist117_sync_together719_aunroll_x_in_c0_eni9933_99_tpl_1_q <= $unsigned(in_c0_eni9933_99_tpl);
        end
    end

    // redist245_sync_together719_aunroll_x_in_c0_eni9933_227_tpl_1(DELAY,1841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist245_sync_together719_aunroll_x_in_c0_eni9933_227_tpl_1_q <= '0;
        end
        else
        begin
            redist245_sync_together719_aunroll_x_in_c0_eni9933_227_tpl_1_q <= $unsigned(in_c0_eni9933_227_tpl);
        end
    end

    // i_acl_conv_process24_79_x(MUX,101)@6
    assign i_acl_conv_process24_79_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_79_x_s or redist245_sync_together719_aunroll_x_in_c0_eni9933_227_tpl_1_q or redist117_sync_together719_aunroll_x_in_c0_eni9933_99_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_79_x_s)
            1'b0 : i_acl_conv_process24_79_x_q = redist245_sync_together719_aunroll_x_in_c0_eni9933_227_tpl_1_q;
            1'b1 : i_acl_conv_process24_79_x_q = redist117_sync_together719_aunroll_x_in_c0_eni9933_99_tpl_1_q;
            default : i_acl_conv_process24_79_x_q = 8'b0;
        endcase
    end

    // redist26_sync_together719_aunroll_x_in_c0_eni9933_8_tpl_1(DELAY,1622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together719_aunroll_x_in_c0_eni9933_8_tpl_1_q <= '0;
        end
        else
        begin
            redist26_sync_together719_aunroll_x_in_c0_eni9933_8_tpl_1_q <= $unsigned(in_c0_eni9933_8_tpl);
        end
    end

    // redist34_sync_together719_aunroll_x_in_c0_eni9933_16_tpl_1(DELAY,1630)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together719_aunroll_x_in_c0_eni9933_16_tpl_1_q <= '0;
        end
        else
        begin
            redist34_sync_together719_aunroll_x_in_c0_eni9933_16_tpl_1_q <= $unsigned(in_c0_eni9933_16_tpl);
        end
    end

    // valid_fanout_reg8(REG,847)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492153_conv_process31(BLACKBOX,703)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492153_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492153_conv_process31 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492153_conv_process31_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_42_conv_process32(MUX,670)@6
    assign i_acl_42_conv_process32_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492153_conv_process31_out_dest_data_out_75_0;
    always @(i_acl_42_conv_process32_s or redist34_sync_together719_aunroll_x_in_c0_eni9933_16_tpl_1_q or redist26_sync_together719_aunroll_x_in_c0_eni9933_8_tpl_1_q)
    begin
        unique case (i_acl_42_conv_process32_s)
            1'b0 : i_acl_42_conv_process32_q = redist34_sync_together719_aunroll_x_in_c0_eni9933_16_tpl_1_q;
            1'b1 : i_acl_42_conv_process32_q = redist26_sync_together719_aunroll_x_in_c0_eni9933_8_tpl_1_q;
            default : i_acl_42_conv_process32_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1535)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_79_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist133_sync_together719_aunroll_x_in_c0_eni9933_115_tpl_1(DELAY,1729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together719_aunroll_x_in_c0_eni9933_115_tpl_1_q <= '0;
        end
        else
        begin
            redist133_sync_together719_aunroll_x_in_c0_eni9933_115_tpl_1_q <= $unsigned(in_c0_eni9933_115_tpl);
        end
    end

    // redist261_sync_together719_aunroll_x_in_c0_eni9933_243_tpl_1(DELAY,1857)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist261_sync_together719_aunroll_x_in_c0_eni9933_243_tpl_1_q <= '0;
        end
        else
        begin
            redist261_sync_together719_aunroll_x_in_c0_eni9933_243_tpl_1_q <= $unsigned(in_c0_eni9933_243_tpl);
        end
    end

    // i_acl_conv_process24_95_x(MUX,117)@6
    assign i_acl_conv_process24_95_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_95_x_s or redist261_sync_together719_aunroll_x_in_c0_eni9933_243_tpl_1_q or redist133_sync_together719_aunroll_x_in_c0_eni9933_115_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_95_x_s)
            1'b0 : i_acl_conv_process24_95_x_q = redist261_sync_together719_aunroll_x_in_c0_eni9933_243_tpl_1_q;
            1'b1 : i_acl_conv_process24_95_x_q = redist133_sync_together719_aunroll_x_in_c0_eni9933_115_tpl_1_q;
            default : i_acl_conv_process24_95_x_q = 8'b0;
        endcase
    end

    // redist27_sync_together719_aunroll_x_in_c0_eni9933_9_tpl_1(DELAY,1623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together719_aunroll_x_in_c0_eni9933_9_tpl_1_q <= '0;
        end
        else
        begin
            redist27_sync_together719_aunroll_x_in_c0_eni9933_9_tpl_1_q <= $unsigned(in_c0_eni9933_9_tpl);
        end
    end

    // redist35_sync_together719_aunroll_x_in_c0_eni9933_17_tpl_1(DELAY,1631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together719_aunroll_x_in_c0_eni9933_17_tpl_1_q <= '0;
        end
        else
        begin
            redist35_sync_together719_aunroll_x_in_c0_eni9933_17_tpl_1_q <= $unsigned(in_c0_eni9933_17_tpl);
        end
    end

    // valid_fanout_reg7(REG,846)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492154_conv_process29(BLACKBOX,704)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492154_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492154_conv_process29 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492154_conv_process29_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_41_conv_process30(MUX,669)@6
    assign i_acl_41_conv_process30_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492154_conv_process29_out_dest_data_out_75_0;
    always @(i_acl_41_conv_process30_s or redist35_sync_together719_aunroll_x_in_c0_eni9933_17_tpl_1_q or redist27_sync_together719_aunroll_x_in_c0_eni9933_9_tpl_1_q)
    begin
        unique case (i_acl_41_conv_process30_s)
            1'b0 : i_acl_41_conv_process30_q = redist35_sync_together719_aunroll_x_in_c0_eni9933_17_tpl_1_q;
            1'b1 : i_acl_41_conv_process30_q = redist27_sync_together719_aunroll_x_in_c0_eni9933_9_tpl_1_q;
            default : i_acl_41_conv_process30_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1532)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_95_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1540)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist149_sync_together719_aunroll_x_in_c0_eni9933_131_tpl_1(DELAY,1745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together719_aunroll_x_in_c0_eni9933_131_tpl_1_q <= '0;
        end
        else
        begin
            redist149_sync_together719_aunroll_x_in_c0_eni9933_131_tpl_1_q <= $unsigned(in_c0_eni9933_131_tpl);
        end
    end

    // redist277_sync_together719_aunroll_x_in_c0_eni9933_259_tpl_1(DELAY,1873)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist277_sync_together719_aunroll_x_in_c0_eni9933_259_tpl_1_q <= '0;
        end
        else
        begin
            redist277_sync_together719_aunroll_x_in_c0_eni9933_259_tpl_1_q <= $unsigned(in_c0_eni9933_259_tpl);
        end
    end

    // i_acl_conv_process24_111_x(MUX,133)@6
    assign i_acl_conv_process24_111_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_111_x_s or redist277_sync_together719_aunroll_x_in_c0_eni9933_259_tpl_1_q or redist149_sync_together719_aunroll_x_in_c0_eni9933_131_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_111_x_s)
            1'b0 : i_acl_conv_process24_111_x_q = redist277_sync_together719_aunroll_x_in_c0_eni9933_259_tpl_1_q;
            1'b1 : i_acl_conv_process24_111_x_q = redist149_sync_together719_aunroll_x_in_c0_eni9933_131_tpl_1_q;
            default : i_acl_conv_process24_111_x_q = 8'b0;
        endcase
    end

    // redist28_sync_together719_aunroll_x_in_c0_eni9933_10_tpl_1(DELAY,1624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together719_aunroll_x_in_c0_eni9933_10_tpl_1_q <= '0;
        end
        else
        begin
            redist28_sync_together719_aunroll_x_in_c0_eni9933_10_tpl_1_q <= $unsigned(in_c0_eni9933_10_tpl);
        end
    end

    // redist36_sync_together719_aunroll_x_in_c0_eni9933_18_tpl_1(DELAY,1632)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together719_aunroll_x_in_c0_eni9933_18_tpl_1_q <= '0;
        end
        else
        begin
            redist36_sync_together719_aunroll_x_in_c0_eni9933_18_tpl_1_q <= $unsigned(in_c0_eni9933_18_tpl);
        end
    end

    // valid_fanout_reg6(REG,845)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492155_conv_process27(BLACKBOX,705)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492155_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492155_conv_process27 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492155_conv_process27_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_40_conv_process28(MUX,668)@6
    assign i_acl_40_conv_process28_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492155_conv_process27_out_dest_data_out_75_0;
    always @(i_acl_40_conv_process28_s or redist36_sync_together719_aunroll_x_in_c0_eni9933_18_tpl_1_q or redist28_sync_together719_aunroll_x_in_c0_eni9933_10_tpl_1_q)
    begin
        unique case (i_acl_40_conv_process28_s)
            1'b0 : i_acl_40_conv_process28_q = redist36_sync_together719_aunroll_x_in_c0_eni9933_18_tpl_1_q;
            1'b1 : i_acl_40_conv_process28_q = redist28_sync_together719_aunroll_x_in_c0_eni9933_10_tpl_1_q;
            default : i_acl_40_conv_process28_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1526)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_111_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist165_sync_together719_aunroll_x_in_c0_eni9933_147_tpl_1(DELAY,1761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist165_sync_together719_aunroll_x_in_c0_eni9933_147_tpl_1_q <= '0;
        end
        else
        begin
            redist165_sync_together719_aunroll_x_in_c0_eni9933_147_tpl_1_q <= $unsigned(in_c0_eni9933_147_tpl);
        end
    end

    // redist293_sync_together719_aunroll_x_in_c0_eni9933_275_tpl_1(DELAY,1889)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist293_sync_together719_aunroll_x_in_c0_eni9933_275_tpl_1_q <= '0;
        end
        else
        begin
            redist293_sync_together719_aunroll_x_in_c0_eni9933_275_tpl_1_q <= $unsigned(in_c0_eni9933_275_tpl);
        end
    end

    // i_acl_conv_process24_127_x(MUX,149)@6
    assign i_acl_conv_process24_127_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_127_x_s or redist293_sync_together719_aunroll_x_in_c0_eni9933_275_tpl_1_q or redist165_sync_together719_aunroll_x_in_c0_eni9933_147_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_127_x_s)
            1'b0 : i_acl_conv_process24_127_x_q = redist293_sync_together719_aunroll_x_in_c0_eni9933_275_tpl_1_q;
            1'b1 : i_acl_conv_process24_127_x_q = redist165_sync_together719_aunroll_x_in_c0_eni9933_147_tpl_1_q;
            default : i_acl_conv_process24_127_x_q = 8'b0;
        endcase
    end

    // redist29_sync_together719_aunroll_x_in_c0_eni9933_11_tpl_1(DELAY,1625)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together719_aunroll_x_in_c0_eni9933_11_tpl_1_q <= '0;
        end
        else
        begin
            redist29_sync_together719_aunroll_x_in_c0_eni9933_11_tpl_1_q <= $unsigned(in_c0_eni9933_11_tpl);
        end
    end

    // redist37_sync_together719_aunroll_x_in_c0_eni9933_19_tpl_1(DELAY,1633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together719_aunroll_x_in_c0_eni9933_19_tpl_1_q <= '0;
        end
        else
        begin
            redist37_sync_together719_aunroll_x_in_c0_eni9933_19_tpl_1_q <= $unsigned(in_c0_eni9933_19_tpl);
        end
    end

    // valid_fanout_reg5(REG,844)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i1_l_0_off0492156_conv_process25(BLACKBOX,706)@6
    cnn_top_i_llvm_fpga_ffwd_dest_i1_l_0_off0492156_conv_process0 thei_llvm_fpga_ffwd_dest_i1_l_0_off0492156_conv_process25 (
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_dest_data_out_75_0(i_llvm_fpga_ffwd_dest_i1_l_0_off0492156_conv_process25_out_dest_data_out_75_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_39_conv_process26(MUX,667)@6
    assign i_acl_39_conv_process26_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492156_conv_process25_out_dest_data_out_75_0;
    always @(i_acl_39_conv_process26_s or redist37_sync_together719_aunroll_x_in_c0_eni9933_19_tpl_1_q or redist29_sync_together719_aunroll_x_in_c0_eni9933_11_tpl_1_q)
    begin
        unique case (i_acl_39_conv_process26_s)
            1'b0 : i_acl_39_conv_process26_q = redist37_sync_together719_aunroll_x_in_c0_eni9933_19_tpl_1_q;
            1'b1 : i_acl_39_conv_process26_q = redist29_sync_together719_aunroll_x_in_c0_eni9933_11_tpl_1_q;
            default : i_acl_39_conv_process26_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1523)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_127_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1531)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,829)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,831)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_uint_out_extendPad_sel_x(BITSELECT,552)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add590_conv_process687(ADD,690)@13
    assign i_dot_prod_add590_conv_process687_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod589_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add590_conv_process687_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_15_tpl};
    assign i_dot_prod_add590_conv_process687_o = $unsigned(i_dot_prod_add590_conv_process687_a) + $unsigned(i_dot_prod_add590_conv_process687_b);
    assign i_dot_prod_add590_conv_process687_q = i_dot_prod_add590_conv_process687_o[32:0];

    // bgTrunc_i_dot_prod_add590_conv_process687_sel_x(BITSELECT,17)@13
    assign bgTrunc_i_dot_prod_add590_conv_process687_sel_x_b = i_dot_prod_add590_conv_process687_q[31:0];

    // redist52_sync_together719_aunroll_x_in_c0_eni9933_34_tpl_1(DELAY,1648)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together719_aunroll_x_in_c0_eni9933_34_tpl_1_q <= '0;
        end
        else
        begin
            redist52_sync_together719_aunroll_x_in_c0_eni9933_34_tpl_1_q <= $unsigned(in_c0_eni9933_34_tpl);
        end
    end

    // redist180_sync_together719_aunroll_x_in_c0_eni9933_162_tpl_1(DELAY,1776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_sync_together719_aunroll_x_in_c0_eni9933_162_tpl_1_q <= '0;
        end
        else
        begin
            redist180_sync_together719_aunroll_x_in_c0_eni9933_162_tpl_1_q <= $unsigned(in_c0_eni9933_162_tpl);
        end
    end

    // i_acl_conv_process24_14_x(MUX,36)@6
    assign i_acl_conv_process24_14_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_14_x_s or redist180_sync_together719_aunroll_x_in_c0_eni9933_162_tpl_1_q or redist52_sync_together719_aunroll_x_in_c0_eni9933_34_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_14_x_s)
            1'b0 : i_acl_conv_process24_14_x_q = redist180_sync_together719_aunroll_x_in_c0_eni9933_162_tpl_1_q;
            1'b1 : i_acl_conv_process24_14_x_q = redist52_sync_together719_aunroll_x_in_c0_eni9933_34_tpl_1_q;
            default : i_acl_conv_process24_14_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1517)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_14_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist68_sync_together719_aunroll_x_in_c0_eni9933_50_tpl_1(DELAY,1664)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together719_aunroll_x_in_c0_eni9933_50_tpl_1_q <= '0;
        end
        else
        begin
            redist68_sync_together719_aunroll_x_in_c0_eni9933_50_tpl_1_q <= $unsigned(in_c0_eni9933_50_tpl);
        end
    end

    // redist196_sync_together719_aunroll_x_in_c0_eni9933_178_tpl_1(DELAY,1792)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_sync_together719_aunroll_x_in_c0_eni9933_178_tpl_1_q <= '0;
        end
        else
        begin
            redist196_sync_together719_aunroll_x_in_c0_eni9933_178_tpl_1_q <= $unsigned(in_c0_eni9933_178_tpl);
        end
    end

    // i_acl_conv_process24_30_x(MUX,52)@6
    assign i_acl_conv_process24_30_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_30_x_s or redist196_sync_together719_aunroll_x_in_c0_eni9933_178_tpl_1_q or redist68_sync_together719_aunroll_x_in_c0_eni9933_50_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_30_x_s)
            1'b0 : i_acl_conv_process24_30_x_q = redist196_sync_together719_aunroll_x_in_c0_eni9933_178_tpl_1_q;
            1'b1 : i_acl_conv_process24_30_x_q = redist68_sync_together719_aunroll_x_in_c0_eni9933_50_tpl_1_q;
            default : i_acl_conv_process24_30_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1514)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_30_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1522)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist84_sync_together719_aunroll_x_in_c0_eni9933_66_tpl_1(DELAY,1680)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together719_aunroll_x_in_c0_eni9933_66_tpl_1_q <= '0;
        end
        else
        begin
            redist84_sync_together719_aunroll_x_in_c0_eni9933_66_tpl_1_q <= $unsigned(in_c0_eni9933_66_tpl);
        end
    end

    // redist212_sync_together719_aunroll_x_in_c0_eni9933_194_tpl_1(DELAY,1808)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_sync_together719_aunroll_x_in_c0_eni9933_194_tpl_1_q <= '0;
        end
        else
        begin
            redist212_sync_together719_aunroll_x_in_c0_eni9933_194_tpl_1_q <= $unsigned(in_c0_eni9933_194_tpl);
        end
    end

    // i_acl_conv_process24_46_x(MUX,68)@6
    assign i_acl_conv_process24_46_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_46_x_s or redist212_sync_together719_aunroll_x_in_c0_eni9933_194_tpl_1_q or redist84_sync_together719_aunroll_x_in_c0_eni9933_66_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_46_x_s)
            1'b0 : i_acl_conv_process24_46_x_q = redist212_sync_together719_aunroll_x_in_c0_eni9933_194_tpl_1_q;
            1'b1 : i_acl_conv_process24_46_x_q = redist84_sync_together719_aunroll_x_in_c0_eni9933_66_tpl_1_q;
            default : i_acl_conv_process24_46_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1508)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_46_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist100_sync_together719_aunroll_x_in_c0_eni9933_82_tpl_1(DELAY,1696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together719_aunroll_x_in_c0_eni9933_82_tpl_1_q <= '0;
        end
        else
        begin
            redist100_sync_together719_aunroll_x_in_c0_eni9933_82_tpl_1_q <= $unsigned(in_c0_eni9933_82_tpl);
        end
    end

    // redist228_sync_together719_aunroll_x_in_c0_eni9933_210_tpl_1(DELAY,1824)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist228_sync_together719_aunroll_x_in_c0_eni9933_210_tpl_1_q <= '0;
        end
        else
        begin
            redist228_sync_together719_aunroll_x_in_c0_eni9933_210_tpl_1_q <= $unsigned(in_c0_eni9933_210_tpl);
        end
    end

    // i_acl_conv_process24_62_x(MUX,84)@6
    assign i_acl_conv_process24_62_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_62_x_s or redist228_sync_together719_aunroll_x_in_c0_eni9933_210_tpl_1_q or redist100_sync_together719_aunroll_x_in_c0_eni9933_82_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_62_x_s)
            1'b0 : i_acl_conv_process24_62_x_q = redist228_sync_together719_aunroll_x_in_c0_eni9933_210_tpl_1_q;
            1'b1 : i_acl_conv_process24_62_x_q = redist100_sync_together719_aunroll_x_in_c0_eni9933_82_tpl_1_q;
            default : i_acl_conv_process24_62_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1505)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_62_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1513)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,823)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist116_sync_together719_aunroll_x_in_c0_eni9933_98_tpl_1(DELAY,1712)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist116_sync_together719_aunroll_x_in_c0_eni9933_98_tpl_1_q <= '0;
        end
        else
        begin
            redist116_sync_together719_aunroll_x_in_c0_eni9933_98_tpl_1_q <= $unsigned(in_c0_eni9933_98_tpl);
        end
    end

    // redist244_sync_together719_aunroll_x_in_c0_eni9933_226_tpl_1(DELAY,1840)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist244_sync_together719_aunroll_x_in_c0_eni9933_226_tpl_1_q <= '0;
        end
        else
        begin
            redist244_sync_together719_aunroll_x_in_c0_eni9933_226_tpl_1_q <= $unsigned(in_c0_eni9933_226_tpl);
        end
    end

    // i_acl_conv_process24_78_x(MUX,100)@6
    assign i_acl_conv_process24_78_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_78_x_s or redist244_sync_together719_aunroll_x_in_c0_eni9933_226_tpl_1_q or redist116_sync_together719_aunroll_x_in_c0_eni9933_98_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_78_x_s)
            1'b0 : i_acl_conv_process24_78_x_q = redist244_sync_together719_aunroll_x_in_c0_eni9933_226_tpl_1_q;
            1'b1 : i_acl_conv_process24_78_x_q = redist116_sync_together719_aunroll_x_in_c0_eni9933_98_tpl_1_q;
            default : i_acl_conv_process24_78_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1499)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_78_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist132_sync_together719_aunroll_x_in_c0_eni9933_114_tpl_1(DELAY,1728)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_sync_together719_aunroll_x_in_c0_eni9933_114_tpl_1_q <= '0;
        end
        else
        begin
            redist132_sync_together719_aunroll_x_in_c0_eni9933_114_tpl_1_q <= $unsigned(in_c0_eni9933_114_tpl);
        end
    end

    // redist260_sync_together719_aunroll_x_in_c0_eni9933_242_tpl_1(DELAY,1856)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist260_sync_together719_aunroll_x_in_c0_eni9933_242_tpl_1_q <= '0;
        end
        else
        begin
            redist260_sync_together719_aunroll_x_in_c0_eni9933_242_tpl_1_q <= $unsigned(in_c0_eni9933_242_tpl);
        end
    end

    // i_acl_conv_process24_94_x(MUX,116)@6
    assign i_acl_conv_process24_94_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_94_x_s or redist260_sync_together719_aunroll_x_in_c0_eni9933_242_tpl_1_q or redist132_sync_together719_aunroll_x_in_c0_eni9933_114_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_94_x_s)
            1'b0 : i_acl_conv_process24_94_x_q = redist260_sync_together719_aunroll_x_in_c0_eni9933_242_tpl_1_q;
            1'b1 : i_acl_conv_process24_94_x_q = redist132_sync_together719_aunroll_x_in_c0_eni9933_114_tpl_1_q;
            default : i_acl_conv_process24_94_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1496)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_94_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1504)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist148_sync_together719_aunroll_x_in_c0_eni9933_130_tpl_1(DELAY,1744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together719_aunroll_x_in_c0_eni9933_130_tpl_1_q <= '0;
        end
        else
        begin
            redist148_sync_together719_aunroll_x_in_c0_eni9933_130_tpl_1_q <= $unsigned(in_c0_eni9933_130_tpl);
        end
    end

    // redist276_sync_together719_aunroll_x_in_c0_eni9933_258_tpl_1(DELAY,1872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist276_sync_together719_aunroll_x_in_c0_eni9933_258_tpl_1_q <= '0;
        end
        else
        begin
            redist276_sync_together719_aunroll_x_in_c0_eni9933_258_tpl_1_q <= $unsigned(in_c0_eni9933_258_tpl);
        end
    end

    // i_acl_conv_process24_110_x(MUX,132)@6
    assign i_acl_conv_process24_110_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_110_x_s or redist276_sync_together719_aunroll_x_in_c0_eni9933_258_tpl_1_q or redist148_sync_together719_aunroll_x_in_c0_eni9933_130_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_110_x_s)
            1'b0 : i_acl_conv_process24_110_x_q = redist276_sync_together719_aunroll_x_in_c0_eni9933_258_tpl_1_q;
            1'b1 : i_acl_conv_process24_110_x_q = redist148_sync_together719_aunroll_x_in_c0_eni9933_130_tpl_1_q;
            default : i_acl_conv_process24_110_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1490)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_110_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist164_sync_together719_aunroll_x_in_c0_eni9933_146_tpl_1(DELAY,1760)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_sync_together719_aunroll_x_in_c0_eni9933_146_tpl_1_q <= '0;
        end
        else
        begin
            redist164_sync_together719_aunroll_x_in_c0_eni9933_146_tpl_1_q <= $unsigned(in_c0_eni9933_146_tpl);
        end
    end

    // redist292_sync_together719_aunroll_x_in_c0_eni9933_274_tpl_1(DELAY,1888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist292_sync_together719_aunroll_x_in_c0_eni9933_274_tpl_1_q <= '0;
        end
        else
        begin
            redist292_sync_together719_aunroll_x_in_c0_eni9933_274_tpl_1_q <= $unsigned(in_c0_eni9933_274_tpl);
        end
    end

    // i_acl_conv_process24_126_x(MUX,148)@6
    assign i_acl_conv_process24_126_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_126_x_s or redist292_sync_together719_aunroll_x_in_c0_eni9933_274_tpl_1_q or redist164_sync_together719_aunroll_x_in_c0_eni9933_146_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_126_x_s)
            1'b0 : i_acl_conv_process24_126_x_q = redist292_sync_together719_aunroll_x_in_c0_eni9933_274_tpl_1_q;
            1'b1 : i_acl_conv_process24_126_x_q = redist164_sync_together719_aunroll_x_in_c0_eni9933_146_tpl_1_q;
            default : i_acl_conv_process24_126_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1487)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_126_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1495)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,822)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,824)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_uint_out_extendPad_sel_x(BITSELECT,524)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist4_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add572_conv_process655(ADD,689)@13
    assign i_dot_prod_add572_conv_process655_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod571_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add572_conv_process655_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_14_tpl};
    assign i_dot_prod_add572_conv_process655_o = $unsigned(i_dot_prod_add572_conv_process655_a) + $unsigned(i_dot_prod_add572_conv_process655_b);
    assign i_dot_prod_add572_conv_process655_q = i_dot_prod_add572_conv_process655_o[32:0];

    // bgTrunc_i_dot_prod_add572_conv_process655_sel_x(BITSELECT,16)@13
    assign bgTrunc_i_dot_prod_add572_conv_process655_sel_x_b = i_dot_prod_add572_conv_process655_q[31:0];

    // redist51_sync_together719_aunroll_x_in_c0_eni9933_33_tpl_1(DELAY,1647)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together719_aunroll_x_in_c0_eni9933_33_tpl_1_q <= '0;
        end
        else
        begin
            redist51_sync_together719_aunroll_x_in_c0_eni9933_33_tpl_1_q <= $unsigned(in_c0_eni9933_33_tpl);
        end
    end

    // redist179_sync_together719_aunroll_x_in_c0_eni9933_161_tpl_1(DELAY,1775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_sync_together719_aunroll_x_in_c0_eni9933_161_tpl_1_q <= '0;
        end
        else
        begin
            redist179_sync_together719_aunroll_x_in_c0_eni9933_161_tpl_1_q <= $unsigned(in_c0_eni9933_161_tpl);
        end
    end

    // i_acl_conv_process24_13_x(MUX,35)@6
    assign i_acl_conv_process24_13_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_13_x_s or redist179_sync_together719_aunroll_x_in_c0_eni9933_161_tpl_1_q or redist51_sync_together719_aunroll_x_in_c0_eni9933_33_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_13_x_s)
            1'b0 : i_acl_conv_process24_13_x_q = redist179_sync_together719_aunroll_x_in_c0_eni9933_161_tpl_1_q;
            1'b1 : i_acl_conv_process24_13_x_q = redist51_sync_together719_aunroll_x_in_c0_eni9933_33_tpl_1_q;
            default : i_acl_conv_process24_13_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1481)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_13_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist67_sync_together719_aunroll_x_in_c0_eni9933_49_tpl_1(DELAY,1663)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together719_aunroll_x_in_c0_eni9933_49_tpl_1_q <= '0;
        end
        else
        begin
            redist67_sync_together719_aunroll_x_in_c0_eni9933_49_tpl_1_q <= $unsigned(in_c0_eni9933_49_tpl);
        end
    end

    // redist195_sync_together719_aunroll_x_in_c0_eni9933_177_tpl_1(DELAY,1791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_sync_together719_aunroll_x_in_c0_eni9933_177_tpl_1_q <= '0;
        end
        else
        begin
            redist195_sync_together719_aunroll_x_in_c0_eni9933_177_tpl_1_q <= $unsigned(in_c0_eni9933_177_tpl);
        end
    end

    // i_acl_conv_process24_29_x(MUX,51)@6
    assign i_acl_conv_process24_29_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_29_x_s or redist195_sync_together719_aunroll_x_in_c0_eni9933_177_tpl_1_q or redist67_sync_together719_aunroll_x_in_c0_eni9933_49_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_29_x_s)
            1'b0 : i_acl_conv_process24_29_x_q = redist195_sync_together719_aunroll_x_in_c0_eni9933_177_tpl_1_q;
            1'b1 : i_acl_conv_process24_29_x_q = redist67_sync_together719_aunroll_x_in_c0_eni9933_49_tpl_1_q;
            default : i_acl_conv_process24_29_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1478)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_29_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1486)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist83_sync_together719_aunroll_x_in_c0_eni9933_65_tpl_1(DELAY,1679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together719_aunroll_x_in_c0_eni9933_65_tpl_1_q <= '0;
        end
        else
        begin
            redist83_sync_together719_aunroll_x_in_c0_eni9933_65_tpl_1_q <= $unsigned(in_c0_eni9933_65_tpl);
        end
    end

    // redist211_sync_together719_aunroll_x_in_c0_eni9933_193_tpl_1(DELAY,1807)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_sync_together719_aunroll_x_in_c0_eni9933_193_tpl_1_q <= '0;
        end
        else
        begin
            redist211_sync_together719_aunroll_x_in_c0_eni9933_193_tpl_1_q <= $unsigned(in_c0_eni9933_193_tpl);
        end
    end

    // i_acl_conv_process24_45_x(MUX,67)@6
    assign i_acl_conv_process24_45_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_45_x_s or redist211_sync_together719_aunroll_x_in_c0_eni9933_193_tpl_1_q or redist83_sync_together719_aunroll_x_in_c0_eni9933_65_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_45_x_s)
            1'b0 : i_acl_conv_process24_45_x_q = redist211_sync_together719_aunroll_x_in_c0_eni9933_193_tpl_1_q;
            1'b1 : i_acl_conv_process24_45_x_q = redist83_sync_together719_aunroll_x_in_c0_eni9933_65_tpl_1_q;
            default : i_acl_conv_process24_45_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1472)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_45_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist99_sync_together719_aunroll_x_in_c0_eni9933_81_tpl_1(DELAY,1695)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together719_aunroll_x_in_c0_eni9933_81_tpl_1_q <= '0;
        end
        else
        begin
            redist99_sync_together719_aunroll_x_in_c0_eni9933_81_tpl_1_q <= $unsigned(in_c0_eni9933_81_tpl);
        end
    end

    // redist227_sync_together719_aunroll_x_in_c0_eni9933_209_tpl_1(DELAY,1823)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist227_sync_together719_aunroll_x_in_c0_eni9933_209_tpl_1_q <= '0;
        end
        else
        begin
            redist227_sync_together719_aunroll_x_in_c0_eni9933_209_tpl_1_q <= $unsigned(in_c0_eni9933_209_tpl);
        end
    end

    // i_acl_conv_process24_61_x(MUX,83)@6
    assign i_acl_conv_process24_61_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_61_x_s or redist227_sync_together719_aunroll_x_in_c0_eni9933_209_tpl_1_q or redist99_sync_together719_aunroll_x_in_c0_eni9933_81_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_61_x_s)
            1'b0 : i_acl_conv_process24_61_x_q = redist227_sync_together719_aunroll_x_in_c0_eni9933_209_tpl_1_q;
            1'b1 : i_acl_conv_process24_61_x_q = redist99_sync_together719_aunroll_x_in_c0_eni9933_81_tpl_1_q;
            default : i_acl_conv_process24_61_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1469)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_61_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1477)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,816)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist115_sync_together719_aunroll_x_in_c0_eni9933_97_tpl_1(DELAY,1711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_sync_together719_aunroll_x_in_c0_eni9933_97_tpl_1_q <= '0;
        end
        else
        begin
            redist115_sync_together719_aunroll_x_in_c0_eni9933_97_tpl_1_q <= $unsigned(in_c0_eni9933_97_tpl);
        end
    end

    // redist243_sync_together719_aunroll_x_in_c0_eni9933_225_tpl_1(DELAY,1839)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist243_sync_together719_aunroll_x_in_c0_eni9933_225_tpl_1_q <= '0;
        end
        else
        begin
            redist243_sync_together719_aunroll_x_in_c0_eni9933_225_tpl_1_q <= $unsigned(in_c0_eni9933_225_tpl);
        end
    end

    // i_acl_conv_process24_77_x(MUX,99)@6
    assign i_acl_conv_process24_77_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_77_x_s or redist243_sync_together719_aunroll_x_in_c0_eni9933_225_tpl_1_q or redist115_sync_together719_aunroll_x_in_c0_eni9933_97_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_77_x_s)
            1'b0 : i_acl_conv_process24_77_x_q = redist243_sync_together719_aunroll_x_in_c0_eni9933_225_tpl_1_q;
            1'b1 : i_acl_conv_process24_77_x_q = redist115_sync_together719_aunroll_x_in_c0_eni9933_97_tpl_1_q;
            default : i_acl_conv_process24_77_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1463)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_77_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist131_sync_together719_aunroll_x_in_c0_eni9933_113_tpl_1(DELAY,1727)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_sync_together719_aunroll_x_in_c0_eni9933_113_tpl_1_q <= '0;
        end
        else
        begin
            redist131_sync_together719_aunroll_x_in_c0_eni9933_113_tpl_1_q <= $unsigned(in_c0_eni9933_113_tpl);
        end
    end

    // redist259_sync_together719_aunroll_x_in_c0_eni9933_241_tpl_1(DELAY,1855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist259_sync_together719_aunroll_x_in_c0_eni9933_241_tpl_1_q <= '0;
        end
        else
        begin
            redist259_sync_together719_aunroll_x_in_c0_eni9933_241_tpl_1_q <= $unsigned(in_c0_eni9933_241_tpl);
        end
    end

    // i_acl_conv_process24_93_x(MUX,115)@6
    assign i_acl_conv_process24_93_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_93_x_s or redist259_sync_together719_aunroll_x_in_c0_eni9933_241_tpl_1_q or redist131_sync_together719_aunroll_x_in_c0_eni9933_113_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_93_x_s)
            1'b0 : i_acl_conv_process24_93_x_q = redist259_sync_together719_aunroll_x_in_c0_eni9933_241_tpl_1_q;
            1'b1 : i_acl_conv_process24_93_x_q = redist131_sync_together719_aunroll_x_in_c0_eni9933_113_tpl_1_q;
            default : i_acl_conv_process24_93_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1460)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_93_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1468)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist147_sync_together719_aunroll_x_in_c0_eni9933_129_tpl_1(DELAY,1743)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together719_aunroll_x_in_c0_eni9933_129_tpl_1_q <= '0;
        end
        else
        begin
            redist147_sync_together719_aunroll_x_in_c0_eni9933_129_tpl_1_q <= $unsigned(in_c0_eni9933_129_tpl);
        end
    end

    // redist275_sync_together719_aunroll_x_in_c0_eni9933_257_tpl_1(DELAY,1871)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist275_sync_together719_aunroll_x_in_c0_eni9933_257_tpl_1_q <= '0;
        end
        else
        begin
            redist275_sync_together719_aunroll_x_in_c0_eni9933_257_tpl_1_q <= $unsigned(in_c0_eni9933_257_tpl);
        end
    end

    // i_acl_conv_process24_109_x(MUX,131)@6
    assign i_acl_conv_process24_109_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_109_x_s or redist275_sync_together719_aunroll_x_in_c0_eni9933_257_tpl_1_q or redist147_sync_together719_aunroll_x_in_c0_eni9933_129_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_109_x_s)
            1'b0 : i_acl_conv_process24_109_x_q = redist275_sync_together719_aunroll_x_in_c0_eni9933_257_tpl_1_q;
            1'b1 : i_acl_conv_process24_109_x_q = redist147_sync_together719_aunroll_x_in_c0_eni9933_129_tpl_1_q;
            default : i_acl_conv_process24_109_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1454)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_109_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist163_sync_together719_aunroll_x_in_c0_eni9933_145_tpl_1(DELAY,1759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist163_sync_together719_aunroll_x_in_c0_eni9933_145_tpl_1_q <= '0;
        end
        else
        begin
            redist163_sync_together719_aunroll_x_in_c0_eni9933_145_tpl_1_q <= $unsigned(in_c0_eni9933_145_tpl);
        end
    end

    // redist291_sync_together719_aunroll_x_in_c0_eni9933_273_tpl_1(DELAY,1887)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist291_sync_together719_aunroll_x_in_c0_eni9933_273_tpl_1_q <= '0;
        end
        else
        begin
            redist291_sync_together719_aunroll_x_in_c0_eni9933_273_tpl_1_q <= $unsigned(in_c0_eni9933_273_tpl);
        end
    end

    // i_acl_conv_process24_125_x(MUX,147)@6
    assign i_acl_conv_process24_125_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_125_x_s or redist291_sync_together719_aunroll_x_in_c0_eni9933_273_tpl_1_q or redist163_sync_together719_aunroll_x_in_c0_eni9933_145_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_125_x_s)
            1'b0 : i_acl_conv_process24_125_x_q = redist291_sync_together719_aunroll_x_in_c0_eni9933_273_tpl_1_q;
            1'b1 : i_acl_conv_process24_125_x_q = redist163_sync_together719_aunroll_x_in_c0_eni9933_145_tpl_1_q;
            default : i_acl_conv_process24_125_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1451)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_125_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1459)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,815)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,817)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_uint_out_extendPad_sel_x(BITSELECT,496)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist5_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add554_conv_process623(ADD,688)@13
    assign i_dot_prod_add554_conv_process623_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod553_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add554_conv_process623_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_13_tpl};
    assign i_dot_prod_add554_conv_process623_o = $unsigned(i_dot_prod_add554_conv_process623_a) + $unsigned(i_dot_prod_add554_conv_process623_b);
    assign i_dot_prod_add554_conv_process623_q = i_dot_prod_add554_conv_process623_o[32:0];

    // bgTrunc_i_dot_prod_add554_conv_process623_sel_x(BITSELECT,15)@13
    assign bgTrunc_i_dot_prod_add554_conv_process623_sel_x_b = i_dot_prod_add554_conv_process623_q[31:0];

    // redist50_sync_together719_aunroll_x_in_c0_eni9933_32_tpl_1(DELAY,1646)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together719_aunroll_x_in_c0_eni9933_32_tpl_1_q <= '0;
        end
        else
        begin
            redist50_sync_together719_aunroll_x_in_c0_eni9933_32_tpl_1_q <= $unsigned(in_c0_eni9933_32_tpl);
        end
    end

    // redist178_sync_together719_aunroll_x_in_c0_eni9933_160_tpl_1(DELAY,1774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_sync_together719_aunroll_x_in_c0_eni9933_160_tpl_1_q <= '0;
        end
        else
        begin
            redist178_sync_together719_aunroll_x_in_c0_eni9933_160_tpl_1_q <= $unsigned(in_c0_eni9933_160_tpl);
        end
    end

    // i_acl_conv_process24_12_x(MUX,34)@6
    assign i_acl_conv_process24_12_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_12_x_s or redist178_sync_together719_aunroll_x_in_c0_eni9933_160_tpl_1_q or redist50_sync_together719_aunroll_x_in_c0_eni9933_32_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_12_x_s)
            1'b0 : i_acl_conv_process24_12_x_q = redist178_sync_together719_aunroll_x_in_c0_eni9933_160_tpl_1_q;
            1'b1 : i_acl_conv_process24_12_x_q = redist50_sync_together719_aunroll_x_in_c0_eni9933_32_tpl_1_q;
            default : i_acl_conv_process24_12_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1445)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_12_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist66_sync_together719_aunroll_x_in_c0_eni9933_48_tpl_1(DELAY,1662)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together719_aunroll_x_in_c0_eni9933_48_tpl_1_q <= '0;
        end
        else
        begin
            redist66_sync_together719_aunroll_x_in_c0_eni9933_48_tpl_1_q <= $unsigned(in_c0_eni9933_48_tpl);
        end
    end

    // redist194_sync_together719_aunroll_x_in_c0_eni9933_176_tpl_1(DELAY,1790)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_sync_together719_aunroll_x_in_c0_eni9933_176_tpl_1_q <= '0;
        end
        else
        begin
            redist194_sync_together719_aunroll_x_in_c0_eni9933_176_tpl_1_q <= $unsigned(in_c0_eni9933_176_tpl);
        end
    end

    // i_acl_conv_process24_28_x(MUX,50)@6
    assign i_acl_conv_process24_28_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_28_x_s or redist194_sync_together719_aunroll_x_in_c0_eni9933_176_tpl_1_q or redist66_sync_together719_aunroll_x_in_c0_eni9933_48_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_28_x_s)
            1'b0 : i_acl_conv_process24_28_x_q = redist194_sync_together719_aunroll_x_in_c0_eni9933_176_tpl_1_q;
            1'b1 : i_acl_conv_process24_28_x_q = redist66_sync_together719_aunroll_x_in_c0_eni9933_48_tpl_1_q;
            default : i_acl_conv_process24_28_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1442)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_28_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1450)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist82_sync_together719_aunroll_x_in_c0_eni9933_64_tpl_1(DELAY,1678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together719_aunroll_x_in_c0_eni9933_64_tpl_1_q <= '0;
        end
        else
        begin
            redist82_sync_together719_aunroll_x_in_c0_eni9933_64_tpl_1_q <= $unsigned(in_c0_eni9933_64_tpl);
        end
    end

    // redist210_sync_together719_aunroll_x_in_c0_eni9933_192_tpl_1(DELAY,1806)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_sync_together719_aunroll_x_in_c0_eni9933_192_tpl_1_q <= '0;
        end
        else
        begin
            redist210_sync_together719_aunroll_x_in_c0_eni9933_192_tpl_1_q <= $unsigned(in_c0_eni9933_192_tpl);
        end
    end

    // i_acl_conv_process24_44_x(MUX,66)@6
    assign i_acl_conv_process24_44_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_44_x_s or redist210_sync_together719_aunroll_x_in_c0_eni9933_192_tpl_1_q or redist82_sync_together719_aunroll_x_in_c0_eni9933_64_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_44_x_s)
            1'b0 : i_acl_conv_process24_44_x_q = redist210_sync_together719_aunroll_x_in_c0_eni9933_192_tpl_1_q;
            1'b1 : i_acl_conv_process24_44_x_q = redist82_sync_together719_aunroll_x_in_c0_eni9933_64_tpl_1_q;
            default : i_acl_conv_process24_44_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1436)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_44_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist98_sync_together719_aunroll_x_in_c0_eni9933_80_tpl_1(DELAY,1694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together719_aunroll_x_in_c0_eni9933_80_tpl_1_q <= '0;
        end
        else
        begin
            redist98_sync_together719_aunroll_x_in_c0_eni9933_80_tpl_1_q <= $unsigned(in_c0_eni9933_80_tpl);
        end
    end

    // redist226_sync_together719_aunroll_x_in_c0_eni9933_208_tpl_1(DELAY,1822)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist226_sync_together719_aunroll_x_in_c0_eni9933_208_tpl_1_q <= '0;
        end
        else
        begin
            redist226_sync_together719_aunroll_x_in_c0_eni9933_208_tpl_1_q <= $unsigned(in_c0_eni9933_208_tpl);
        end
    end

    // i_acl_conv_process24_60_x(MUX,82)@6
    assign i_acl_conv_process24_60_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_60_x_s or redist226_sync_together719_aunroll_x_in_c0_eni9933_208_tpl_1_q or redist98_sync_together719_aunroll_x_in_c0_eni9933_80_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_60_x_s)
            1'b0 : i_acl_conv_process24_60_x_q = redist226_sync_together719_aunroll_x_in_c0_eni9933_208_tpl_1_q;
            1'b1 : i_acl_conv_process24_60_x_q = redist98_sync_together719_aunroll_x_in_c0_eni9933_80_tpl_1_q;
            default : i_acl_conv_process24_60_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1433)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_60_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1441)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,809)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist114_sync_together719_aunroll_x_in_c0_eni9933_96_tpl_1(DELAY,1710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together719_aunroll_x_in_c0_eni9933_96_tpl_1_q <= '0;
        end
        else
        begin
            redist114_sync_together719_aunroll_x_in_c0_eni9933_96_tpl_1_q <= $unsigned(in_c0_eni9933_96_tpl);
        end
    end

    // redist242_sync_together719_aunroll_x_in_c0_eni9933_224_tpl_1(DELAY,1838)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist242_sync_together719_aunroll_x_in_c0_eni9933_224_tpl_1_q <= '0;
        end
        else
        begin
            redist242_sync_together719_aunroll_x_in_c0_eni9933_224_tpl_1_q <= $unsigned(in_c0_eni9933_224_tpl);
        end
    end

    // i_acl_conv_process24_76_x(MUX,98)@6
    assign i_acl_conv_process24_76_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_76_x_s or redist242_sync_together719_aunroll_x_in_c0_eni9933_224_tpl_1_q or redist114_sync_together719_aunroll_x_in_c0_eni9933_96_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_76_x_s)
            1'b0 : i_acl_conv_process24_76_x_q = redist242_sync_together719_aunroll_x_in_c0_eni9933_224_tpl_1_q;
            1'b1 : i_acl_conv_process24_76_x_q = redist114_sync_together719_aunroll_x_in_c0_eni9933_96_tpl_1_q;
            default : i_acl_conv_process24_76_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1427)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_76_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist130_sync_together719_aunroll_x_in_c0_eni9933_112_tpl_1(DELAY,1726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_sync_together719_aunroll_x_in_c0_eni9933_112_tpl_1_q <= '0;
        end
        else
        begin
            redist130_sync_together719_aunroll_x_in_c0_eni9933_112_tpl_1_q <= $unsigned(in_c0_eni9933_112_tpl);
        end
    end

    // redist258_sync_together719_aunroll_x_in_c0_eni9933_240_tpl_1(DELAY,1854)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_sync_together719_aunroll_x_in_c0_eni9933_240_tpl_1_q <= '0;
        end
        else
        begin
            redist258_sync_together719_aunroll_x_in_c0_eni9933_240_tpl_1_q <= $unsigned(in_c0_eni9933_240_tpl);
        end
    end

    // i_acl_conv_process24_92_x(MUX,114)@6
    assign i_acl_conv_process24_92_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_92_x_s or redist258_sync_together719_aunroll_x_in_c0_eni9933_240_tpl_1_q or redist130_sync_together719_aunroll_x_in_c0_eni9933_112_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_92_x_s)
            1'b0 : i_acl_conv_process24_92_x_q = redist258_sync_together719_aunroll_x_in_c0_eni9933_240_tpl_1_q;
            1'b1 : i_acl_conv_process24_92_x_q = redist130_sync_together719_aunroll_x_in_c0_eni9933_112_tpl_1_q;
            default : i_acl_conv_process24_92_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1424)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_92_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1432)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist146_sync_together719_aunroll_x_in_c0_eni9933_128_tpl_1(DELAY,1742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together719_aunroll_x_in_c0_eni9933_128_tpl_1_q <= '0;
        end
        else
        begin
            redist146_sync_together719_aunroll_x_in_c0_eni9933_128_tpl_1_q <= $unsigned(in_c0_eni9933_128_tpl);
        end
    end

    // redist274_sync_together719_aunroll_x_in_c0_eni9933_256_tpl_1(DELAY,1870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_sync_together719_aunroll_x_in_c0_eni9933_256_tpl_1_q <= '0;
        end
        else
        begin
            redist274_sync_together719_aunroll_x_in_c0_eni9933_256_tpl_1_q <= $unsigned(in_c0_eni9933_256_tpl);
        end
    end

    // i_acl_conv_process24_108_x(MUX,130)@6
    assign i_acl_conv_process24_108_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_108_x_s or redist274_sync_together719_aunroll_x_in_c0_eni9933_256_tpl_1_q or redist146_sync_together719_aunroll_x_in_c0_eni9933_128_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_108_x_s)
            1'b0 : i_acl_conv_process24_108_x_q = redist274_sync_together719_aunroll_x_in_c0_eni9933_256_tpl_1_q;
            1'b1 : i_acl_conv_process24_108_x_q = redist146_sync_together719_aunroll_x_in_c0_eni9933_128_tpl_1_q;
            default : i_acl_conv_process24_108_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1418)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_108_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist162_sync_together719_aunroll_x_in_c0_eni9933_144_tpl_1(DELAY,1758)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_sync_together719_aunroll_x_in_c0_eni9933_144_tpl_1_q <= '0;
        end
        else
        begin
            redist162_sync_together719_aunroll_x_in_c0_eni9933_144_tpl_1_q <= $unsigned(in_c0_eni9933_144_tpl);
        end
    end

    // redist290_sync_together719_aunroll_x_in_c0_eni9933_272_tpl_1(DELAY,1886)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist290_sync_together719_aunroll_x_in_c0_eni9933_272_tpl_1_q <= '0;
        end
        else
        begin
            redist290_sync_together719_aunroll_x_in_c0_eni9933_272_tpl_1_q <= $unsigned(in_c0_eni9933_272_tpl);
        end
    end

    // i_acl_conv_process24_124_x(MUX,146)@6
    assign i_acl_conv_process24_124_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_124_x_s or redist290_sync_together719_aunroll_x_in_c0_eni9933_272_tpl_1_q or redist162_sync_together719_aunroll_x_in_c0_eni9933_144_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_124_x_s)
            1'b0 : i_acl_conv_process24_124_x_q = redist290_sync_together719_aunroll_x_in_c0_eni9933_272_tpl_1_q;
            1'b1 : i_acl_conv_process24_124_x_q = redist162_sync_together719_aunroll_x_in_c0_eni9933_144_tpl_1_q;
            default : i_acl_conv_process24_124_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1415)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_124_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1423)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,808)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,810)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_uint_out_extendPad_sel_x(BITSELECT,468)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist6_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add536_conv_process591(ADD,687)@13
    assign i_dot_prod_add536_conv_process591_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod535_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add536_conv_process591_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_12_tpl};
    assign i_dot_prod_add536_conv_process591_o = $unsigned(i_dot_prod_add536_conv_process591_a) + $unsigned(i_dot_prod_add536_conv_process591_b);
    assign i_dot_prod_add536_conv_process591_q = i_dot_prod_add536_conv_process591_o[32:0];

    // bgTrunc_i_dot_prod_add536_conv_process591_sel_x(BITSELECT,14)@13
    assign bgTrunc_i_dot_prod_add536_conv_process591_sel_x_b = i_dot_prod_add536_conv_process591_q[31:0];

    // redist49_sync_together719_aunroll_x_in_c0_eni9933_31_tpl_1(DELAY,1645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together719_aunroll_x_in_c0_eni9933_31_tpl_1_q <= '0;
        end
        else
        begin
            redist49_sync_together719_aunroll_x_in_c0_eni9933_31_tpl_1_q <= $unsigned(in_c0_eni9933_31_tpl);
        end
    end

    // redist177_sync_together719_aunroll_x_in_c0_eni9933_159_tpl_1(DELAY,1773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_sync_together719_aunroll_x_in_c0_eni9933_159_tpl_1_q <= '0;
        end
        else
        begin
            redist177_sync_together719_aunroll_x_in_c0_eni9933_159_tpl_1_q <= $unsigned(in_c0_eni9933_159_tpl);
        end
    end

    // i_acl_conv_process24_11_x(MUX,33)@6
    assign i_acl_conv_process24_11_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_11_x_s or redist177_sync_together719_aunroll_x_in_c0_eni9933_159_tpl_1_q or redist49_sync_together719_aunroll_x_in_c0_eni9933_31_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_11_x_s)
            1'b0 : i_acl_conv_process24_11_x_q = redist177_sync_together719_aunroll_x_in_c0_eni9933_159_tpl_1_q;
            1'b1 : i_acl_conv_process24_11_x_q = redist49_sync_together719_aunroll_x_in_c0_eni9933_31_tpl_1_q;
            default : i_acl_conv_process24_11_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1409)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_11_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist65_sync_together719_aunroll_x_in_c0_eni9933_47_tpl_1(DELAY,1661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together719_aunroll_x_in_c0_eni9933_47_tpl_1_q <= '0;
        end
        else
        begin
            redist65_sync_together719_aunroll_x_in_c0_eni9933_47_tpl_1_q <= $unsigned(in_c0_eni9933_47_tpl);
        end
    end

    // redist193_sync_together719_aunroll_x_in_c0_eni9933_175_tpl_1(DELAY,1789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_sync_together719_aunroll_x_in_c0_eni9933_175_tpl_1_q <= '0;
        end
        else
        begin
            redist193_sync_together719_aunroll_x_in_c0_eni9933_175_tpl_1_q <= $unsigned(in_c0_eni9933_175_tpl);
        end
    end

    // i_acl_conv_process24_27_x(MUX,49)@6
    assign i_acl_conv_process24_27_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_27_x_s or redist193_sync_together719_aunroll_x_in_c0_eni9933_175_tpl_1_q or redist65_sync_together719_aunroll_x_in_c0_eni9933_47_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_27_x_s)
            1'b0 : i_acl_conv_process24_27_x_q = redist193_sync_together719_aunroll_x_in_c0_eni9933_175_tpl_1_q;
            1'b1 : i_acl_conv_process24_27_x_q = redist65_sync_together719_aunroll_x_in_c0_eni9933_47_tpl_1_q;
            default : i_acl_conv_process24_27_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1406)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_27_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1414)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist81_sync_together719_aunroll_x_in_c0_eni9933_63_tpl_1(DELAY,1677)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together719_aunroll_x_in_c0_eni9933_63_tpl_1_q <= '0;
        end
        else
        begin
            redist81_sync_together719_aunroll_x_in_c0_eni9933_63_tpl_1_q <= $unsigned(in_c0_eni9933_63_tpl);
        end
    end

    // redist209_sync_together719_aunroll_x_in_c0_eni9933_191_tpl_1(DELAY,1805)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_sync_together719_aunroll_x_in_c0_eni9933_191_tpl_1_q <= '0;
        end
        else
        begin
            redist209_sync_together719_aunroll_x_in_c0_eni9933_191_tpl_1_q <= $unsigned(in_c0_eni9933_191_tpl);
        end
    end

    // i_acl_conv_process24_43_x(MUX,65)@6
    assign i_acl_conv_process24_43_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_43_x_s or redist209_sync_together719_aunroll_x_in_c0_eni9933_191_tpl_1_q or redist81_sync_together719_aunroll_x_in_c0_eni9933_63_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_43_x_s)
            1'b0 : i_acl_conv_process24_43_x_q = redist209_sync_together719_aunroll_x_in_c0_eni9933_191_tpl_1_q;
            1'b1 : i_acl_conv_process24_43_x_q = redist81_sync_together719_aunroll_x_in_c0_eni9933_63_tpl_1_q;
            default : i_acl_conv_process24_43_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1400)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_43_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist97_sync_together719_aunroll_x_in_c0_eni9933_79_tpl_1(DELAY,1693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together719_aunroll_x_in_c0_eni9933_79_tpl_1_q <= '0;
        end
        else
        begin
            redist97_sync_together719_aunroll_x_in_c0_eni9933_79_tpl_1_q <= $unsigned(in_c0_eni9933_79_tpl);
        end
    end

    // redist225_sync_together719_aunroll_x_in_c0_eni9933_207_tpl_1(DELAY,1821)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist225_sync_together719_aunroll_x_in_c0_eni9933_207_tpl_1_q <= '0;
        end
        else
        begin
            redist225_sync_together719_aunroll_x_in_c0_eni9933_207_tpl_1_q <= $unsigned(in_c0_eni9933_207_tpl);
        end
    end

    // i_acl_conv_process24_59_x(MUX,81)@6
    assign i_acl_conv_process24_59_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_59_x_s or redist225_sync_together719_aunroll_x_in_c0_eni9933_207_tpl_1_q or redist97_sync_together719_aunroll_x_in_c0_eni9933_79_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_59_x_s)
            1'b0 : i_acl_conv_process24_59_x_q = redist225_sync_together719_aunroll_x_in_c0_eni9933_207_tpl_1_q;
            1'b1 : i_acl_conv_process24_59_x_q = redist97_sync_together719_aunroll_x_in_c0_eni9933_79_tpl_1_q;
            default : i_acl_conv_process24_59_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1397)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_59_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1405)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,802)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist113_sync_together719_aunroll_x_in_c0_eni9933_95_tpl_1(DELAY,1709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together719_aunroll_x_in_c0_eni9933_95_tpl_1_q <= '0;
        end
        else
        begin
            redist113_sync_together719_aunroll_x_in_c0_eni9933_95_tpl_1_q <= $unsigned(in_c0_eni9933_95_tpl);
        end
    end

    // redist241_sync_together719_aunroll_x_in_c0_eni9933_223_tpl_1(DELAY,1837)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist241_sync_together719_aunroll_x_in_c0_eni9933_223_tpl_1_q <= '0;
        end
        else
        begin
            redist241_sync_together719_aunroll_x_in_c0_eni9933_223_tpl_1_q <= $unsigned(in_c0_eni9933_223_tpl);
        end
    end

    // i_acl_conv_process24_75_x(MUX,97)@6
    assign i_acl_conv_process24_75_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_75_x_s or redist241_sync_together719_aunroll_x_in_c0_eni9933_223_tpl_1_q or redist113_sync_together719_aunroll_x_in_c0_eni9933_95_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_75_x_s)
            1'b0 : i_acl_conv_process24_75_x_q = redist241_sync_together719_aunroll_x_in_c0_eni9933_223_tpl_1_q;
            1'b1 : i_acl_conv_process24_75_x_q = redist113_sync_together719_aunroll_x_in_c0_eni9933_95_tpl_1_q;
            default : i_acl_conv_process24_75_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1391)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_75_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist129_sync_together719_aunroll_x_in_c0_eni9933_111_tpl_1(DELAY,1725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_sync_together719_aunroll_x_in_c0_eni9933_111_tpl_1_q <= '0;
        end
        else
        begin
            redist129_sync_together719_aunroll_x_in_c0_eni9933_111_tpl_1_q <= $unsigned(in_c0_eni9933_111_tpl);
        end
    end

    // redist257_sync_together719_aunroll_x_in_c0_eni9933_239_tpl_1(DELAY,1853)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_sync_together719_aunroll_x_in_c0_eni9933_239_tpl_1_q <= '0;
        end
        else
        begin
            redist257_sync_together719_aunroll_x_in_c0_eni9933_239_tpl_1_q <= $unsigned(in_c0_eni9933_239_tpl);
        end
    end

    // i_acl_conv_process24_91_x(MUX,113)@6
    assign i_acl_conv_process24_91_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_91_x_s or redist257_sync_together719_aunroll_x_in_c0_eni9933_239_tpl_1_q or redist129_sync_together719_aunroll_x_in_c0_eni9933_111_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_91_x_s)
            1'b0 : i_acl_conv_process24_91_x_q = redist257_sync_together719_aunroll_x_in_c0_eni9933_239_tpl_1_q;
            1'b1 : i_acl_conv_process24_91_x_q = redist129_sync_together719_aunroll_x_in_c0_eni9933_111_tpl_1_q;
            default : i_acl_conv_process24_91_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1388)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_91_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1396)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist145_sync_together719_aunroll_x_in_c0_eni9933_127_tpl_1(DELAY,1741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together719_aunroll_x_in_c0_eni9933_127_tpl_1_q <= '0;
        end
        else
        begin
            redist145_sync_together719_aunroll_x_in_c0_eni9933_127_tpl_1_q <= $unsigned(in_c0_eni9933_127_tpl);
        end
    end

    // redist273_sync_together719_aunroll_x_in_c0_eni9933_255_tpl_1(DELAY,1869)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_sync_together719_aunroll_x_in_c0_eni9933_255_tpl_1_q <= '0;
        end
        else
        begin
            redist273_sync_together719_aunroll_x_in_c0_eni9933_255_tpl_1_q <= $unsigned(in_c0_eni9933_255_tpl);
        end
    end

    // i_acl_conv_process24_107_x(MUX,129)@6
    assign i_acl_conv_process24_107_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_107_x_s or redist273_sync_together719_aunroll_x_in_c0_eni9933_255_tpl_1_q or redist145_sync_together719_aunroll_x_in_c0_eni9933_127_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_107_x_s)
            1'b0 : i_acl_conv_process24_107_x_q = redist273_sync_together719_aunroll_x_in_c0_eni9933_255_tpl_1_q;
            1'b1 : i_acl_conv_process24_107_x_q = redist145_sync_together719_aunroll_x_in_c0_eni9933_127_tpl_1_q;
            default : i_acl_conv_process24_107_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1382)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_107_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist161_sync_together719_aunroll_x_in_c0_eni9933_143_tpl_1(DELAY,1757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_sync_together719_aunroll_x_in_c0_eni9933_143_tpl_1_q <= '0;
        end
        else
        begin
            redist161_sync_together719_aunroll_x_in_c0_eni9933_143_tpl_1_q <= $unsigned(in_c0_eni9933_143_tpl);
        end
    end

    // redist289_sync_together719_aunroll_x_in_c0_eni9933_271_tpl_1(DELAY,1885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist289_sync_together719_aunroll_x_in_c0_eni9933_271_tpl_1_q <= '0;
        end
        else
        begin
            redist289_sync_together719_aunroll_x_in_c0_eni9933_271_tpl_1_q <= $unsigned(in_c0_eni9933_271_tpl);
        end
    end

    // i_acl_conv_process24_123_x(MUX,145)@6
    assign i_acl_conv_process24_123_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_123_x_s or redist289_sync_together719_aunroll_x_in_c0_eni9933_271_tpl_1_q or redist161_sync_together719_aunroll_x_in_c0_eni9933_143_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_123_x_s)
            1'b0 : i_acl_conv_process24_123_x_q = redist289_sync_together719_aunroll_x_in_c0_eni9933_271_tpl_1_q;
            1'b1 : i_acl_conv_process24_123_x_q = redist161_sync_together719_aunroll_x_in_c0_eni9933_143_tpl_1_q;
            default : i_acl_conv_process24_123_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1379)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_123_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1387)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,801)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,803)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_uint_out_extendPad_sel_x(BITSELECT,440)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist7_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add518_conv_process559(ADD,686)@13
    assign i_dot_prod_add518_conv_process559_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod517_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add518_conv_process559_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_11_tpl};
    assign i_dot_prod_add518_conv_process559_o = $unsigned(i_dot_prod_add518_conv_process559_a) + $unsigned(i_dot_prod_add518_conv_process559_b);
    assign i_dot_prod_add518_conv_process559_q = i_dot_prod_add518_conv_process559_o[32:0];

    // bgTrunc_i_dot_prod_add518_conv_process559_sel_x(BITSELECT,13)@13
    assign bgTrunc_i_dot_prod_add518_conv_process559_sel_x_b = i_dot_prod_add518_conv_process559_q[31:0];

    // redist48_sync_together719_aunroll_x_in_c0_eni9933_30_tpl_1(DELAY,1644)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together719_aunroll_x_in_c0_eni9933_30_tpl_1_q <= '0;
        end
        else
        begin
            redist48_sync_together719_aunroll_x_in_c0_eni9933_30_tpl_1_q <= $unsigned(in_c0_eni9933_30_tpl);
        end
    end

    // redist176_sync_together719_aunroll_x_in_c0_eni9933_158_tpl_1(DELAY,1772)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_sync_together719_aunroll_x_in_c0_eni9933_158_tpl_1_q <= '0;
        end
        else
        begin
            redist176_sync_together719_aunroll_x_in_c0_eni9933_158_tpl_1_q <= $unsigned(in_c0_eni9933_158_tpl);
        end
    end

    // i_acl_conv_process24_10_x(MUX,32)@6
    assign i_acl_conv_process24_10_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_10_x_s or redist176_sync_together719_aunroll_x_in_c0_eni9933_158_tpl_1_q or redist48_sync_together719_aunroll_x_in_c0_eni9933_30_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_10_x_s)
            1'b0 : i_acl_conv_process24_10_x_q = redist176_sync_together719_aunroll_x_in_c0_eni9933_158_tpl_1_q;
            1'b1 : i_acl_conv_process24_10_x_q = redist48_sync_together719_aunroll_x_in_c0_eni9933_30_tpl_1_q;
            default : i_acl_conv_process24_10_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1373)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_10_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist64_sync_together719_aunroll_x_in_c0_eni9933_46_tpl_1(DELAY,1660)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together719_aunroll_x_in_c0_eni9933_46_tpl_1_q <= '0;
        end
        else
        begin
            redist64_sync_together719_aunroll_x_in_c0_eni9933_46_tpl_1_q <= $unsigned(in_c0_eni9933_46_tpl);
        end
    end

    // redist192_sync_together719_aunroll_x_in_c0_eni9933_174_tpl_1(DELAY,1788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_sync_together719_aunroll_x_in_c0_eni9933_174_tpl_1_q <= '0;
        end
        else
        begin
            redist192_sync_together719_aunroll_x_in_c0_eni9933_174_tpl_1_q <= $unsigned(in_c0_eni9933_174_tpl);
        end
    end

    // i_acl_conv_process24_26_x(MUX,48)@6
    assign i_acl_conv_process24_26_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_26_x_s or redist192_sync_together719_aunroll_x_in_c0_eni9933_174_tpl_1_q or redist64_sync_together719_aunroll_x_in_c0_eni9933_46_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_26_x_s)
            1'b0 : i_acl_conv_process24_26_x_q = redist192_sync_together719_aunroll_x_in_c0_eni9933_174_tpl_1_q;
            1'b1 : i_acl_conv_process24_26_x_q = redist64_sync_together719_aunroll_x_in_c0_eni9933_46_tpl_1_q;
            default : i_acl_conv_process24_26_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1370)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_26_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1378)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist80_sync_together719_aunroll_x_in_c0_eni9933_62_tpl_1(DELAY,1676)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together719_aunroll_x_in_c0_eni9933_62_tpl_1_q <= '0;
        end
        else
        begin
            redist80_sync_together719_aunroll_x_in_c0_eni9933_62_tpl_1_q <= $unsigned(in_c0_eni9933_62_tpl);
        end
    end

    // redist208_sync_together719_aunroll_x_in_c0_eni9933_190_tpl_1(DELAY,1804)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_sync_together719_aunroll_x_in_c0_eni9933_190_tpl_1_q <= '0;
        end
        else
        begin
            redist208_sync_together719_aunroll_x_in_c0_eni9933_190_tpl_1_q <= $unsigned(in_c0_eni9933_190_tpl);
        end
    end

    // i_acl_conv_process24_42_x(MUX,64)@6
    assign i_acl_conv_process24_42_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_42_x_s or redist208_sync_together719_aunroll_x_in_c0_eni9933_190_tpl_1_q or redist80_sync_together719_aunroll_x_in_c0_eni9933_62_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_42_x_s)
            1'b0 : i_acl_conv_process24_42_x_q = redist208_sync_together719_aunroll_x_in_c0_eni9933_190_tpl_1_q;
            1'b1 : i_acl_conv_process24_42_x_q = redist80_sync_together719_aunroll_x_in_c0_eni9933_62_tpl_1_q;
            default : i_acl_conv_process24_42_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1364)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_42_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist96_sync_together719_aunroll_x_in_c0_eni9933_78_tpl_1(DELAY,1692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together719_aunroll_x_in_c0_eni9933_78_tpl_1_q <= '0;
        end
        else
        begin
            redist96_sync_together719_aunroll_x_in_c0_eni9933_78_tpl_1_q <= $unsigned(in_c0_eni9933_78_tpl);
        end
    end

    // redist224_sync_together719_aunroll_x_in_c0_eni9933_206_tpl_1(DELAY,1820)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_sync_together719_aunroll_x_in_c0_eni9933_206_tpl_1_q <= '0;
        end
        else
        begin
            redist224_sync_together719_aunroll_x_in_c0_eni9933_206_tpl_1_q <= $unsigned(in_c0_eni9933_206_tpl);
        end
    end

    // i_acl_conv_process24_58_x(MUX,80)@6
    assign i_acl_conv_process24_58_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_58_x_s or redist224_sync_together719_aunroll_x_in_c0_eni9933_206_tpl_1_q or redist96_sync_together719_aunroll_x_in_c0_eni9933_78_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_58_x_s)
            1'b0 : i_acl_conv_process24_58_x_q = redist224_sync_together719_aunroll_x_in_c0_eni9933_206_tpl_1_q;
            1'b1 : i_acl_conv_process24_58_x_q = redist96_sync_together719_aunroll_x_in_c0_eni9933_78_tpl_1_q;
            default : i_acl_conv_process24_58_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1361)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_58_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1369)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,795)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist112_sync_together719_aunroll_x_in_c0_eni9933_94_tpl_1(DELAY,1708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together719_aunroll_x_in_c0_eni9933_94_tpl_1_q <= '0;
        end
        else
        begin
            redist112_sync_together719_aunroll_x_in_c0_eni9933_94_tpl_1_q <= $unsigned(in_c0_eni9933_94_tpl);
        end
    end

    // redist240_sync_together719_aunroll_x_in_c0_eni9933_222_tpl_1(DELAY,1836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist240_sync_together719_aunroll_x_in_c0_eni9933_222_tpl_1_q <= '0;
        end
        else
        begin
            redist240_sync_together719_aunroll_x_in_c0_eni9933_222_tpl_1_q <= $unsigned(in_c0_eni9933_222_tpl);
        end
    end

    // i_acl_conv_process24_74_x(MUX,96)@6
    assign i_acl_conv_process24_74_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_74_x_s or redist240_sync_together719_aunroll_x_in_c0_eni9933_222_tpl_1_q or redist112_sync_together719_aunroll_x_in_c0_eni9933_94_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_74_x_s)
            1'b0 : i_acl_conv_process24_74_x_q = redist240_sync_together719_aunroll_x_in_c0_eni9933_222_tpl_1_q;
            1'b1 : i_acl_conv_process24_74_x_q = redist112_sync_together719_aunroll_x_in_c0_eni9933_94_tpl_1_q;
            default : i_acl_conv_process24_74_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1355)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_74_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist128_sync_together719_aunroll_x_in_c0_eni9933_110_tpl_1(DELAY,1724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_sync_together719_aunroll_x_in_c0_eni9933_110_tpl_1_q <= '0;
        end
        else
        begin
            redist128_sync_together719_aunroll_x_in_c0_eni9933_110_tpl_1_q <= $unsigned(in_c0_eni9933_110_tpl);
        end
    end

    // redist256_sync_together719_aunroll_x_in_c0_eni9933_238_tpl_1(DELAY,1852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_sync_together719_aunroll_x_in_c0_eni9933_238_tpl_1_q <= '0;
        end
        else
        begin
            redist256_sync_together719_aunroll_x_in_c0_eni9933_238_tpl_1_q <= $unsigned(in_c0_eni9933_238_tpl);
        end
    end

    // i_acl_conv_process24_90_x(MUX,112)@6
    assign i_acl_conv_process24_90_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_90_x_s or redist256_sync_together719_aunroll_x_in_c0_eni9933_238_tpl_1_q or redist128_sync_together719_aunroll_x_in_c0_eni9933_110_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_90_x_s)
            1'b0 : i_acl_conv_process24_90_x_q = redist256_sync_together719_aunroll_x_in_c0_eni9933_238_tpl_1_q;
            1'b1 : i_acl_conv_process24_90_x_q = redist128_sync_together719_aunroll_x_in_c0_eni9933_110_tpl_1_q;
            default : i_acl_conv_process24_90_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1352)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_90_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1360)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist144_sync_together719_aunroll_x_in_c0_eni9933_126_tpl_1(DELAY,1740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together719_aunroll_x_in_c0_eni9933_126_tpl_1_q <= '0;
        end
        else
        begin
            redist144_sync_together719_aunroll_x_in_c0_eni9933_126_tpl_1_q <= $unsigned(in_c0_eni9933_126_tpl);
        end
    end

    // redist272_sync_together719_aunroll_x_in_c0_eni9933_254_tpl_1(DELAY,1868)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist272_sync_together719_aunroll_x_in_c0_eni9933_254_tpl_1_q <= '0;
        end
        else
        begin
            redist272_sync_together719_aunroll_x_in_c0_eni9933_254_tpl_1_q <= $unsigned(in_c0_eni9933_254_tpl);
        end
    end

    // i_acl_conv_process24_106_x(MUX,128)@6
    assign i_acl_conv_process24_106_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_106_x_s or redist272_sync_together719_aunroll_x_in_c0_eni9933_254_tpl_1_q or redist144_sync_together719_aunroll_x_in_c0_eni9933_126_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_106_x_s)
            1'b0 : i_acl_conv_process24_106_x_q = redist272_sync_together719_aunroll_x_in_c0_eni9933_254_tpl_1_q;
            1'b1 : i_acl_conv_process24_106_x_q = redist144_sync_together719_aunroll_x_in_c0_eni9933_126_tpl_1_q;
            default : i_acl_conv_process24_106_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1346)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_106_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist160_sync_together719_aunroll_x_in_c0_eni9933_142_tpl_1(DELAY,1756)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_sync_together719_aunroll_x_in_c0_eni9933_142_tpl_1_q <= '0;
        end
        else
        begin
            redist160_sync_together719_aunroll_x_in_c0_eni9933_142_tpl_1_q <= $unsigned(in_c0_eni9933_142_tpl);
        end
    end

    // redist288_sync_together719_aunroll_x_in_c0_eni9933_270_tpl_1(DELAY,1884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_sync_together719_aunroll_x_in_c0_eni9933_270_tpl_1_q <= '0;
        end
        else
        begin
            redist288_sync_together719_aunroll_x_in_c0_eni9933_270_tpl_1_q <= $unsigned(in_c0_eni9933_270_tpl);
        end
    end

    // i_acl_conv_process24_122_x(MUX,144)@6
    assign i_acl_conv_process24_122_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_122_x_s or redist288_sync_together719_aunroll_x_in_c0_eni9933_270_tpl_1_q or redist160_sync_together719_aunroll_x_in_c0_eni9933_142_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_122_x_s)
            1'b0 : i_acl_conv_process24_122_x_q = redist288_sync_together719_aunroll_x_in_c0_eni9933_270_tpl_1_q;
            1'b1 : i_acl_conv_process24_122_x_q = redist160_sync_together719_aunroll_x_in_c0_eni9933_142_tpl_1_q;
            default : i_acl_conv_process24_122_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1343)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_122_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1351)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,794)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,796)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_uint_out_extendPad_sel_x(BITSELECT,412)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist8_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add500_conv_process527(ADD,685)@13
    assign i_dot_prod_add500_conv_process527_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod499_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add500_conv_process527_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_10_tpl};
    assign i_dot_prod_add500_conv_process527_o = $unsigned(i_dot_prod_add500_conv_process527_a) + $unsigned(i_dot_prod_add500_conv_process527_b);
    assign i_dot_prod_add500_conv_process527_q = i_dot_prod_add500_conv_process527_o[32:0];

    // bgTrunc_i_dot_prod_add500_conv_process527_sel_x(BITSELECT,12)@13
    assign bgTrunc_i_dot_prod_add500_conv_process527_sel_x_b = i_dot_prod_add500_conv_process527_q[31:0];

    // redist47_sync_together719_aunroll_x_in_c0_eni9933_29_tpl_1(DELAY,1643)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together719_aunroll_x_in_c0_eni9933_29_tpl_1_q <= '0;
        end
        else
        begin
            redist47_sync_together719_aunroll_x_in_c0_eni9933_29_tpl_1_q <= $unsigned(in_c0_eni9933_29_tpl);
        end
    end

    // redist175_sync_together719_aunroll_x_in_c0_eni9933_157_tpl_1(DELAY,1771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_sync_together719_aunroll_x_in_c0_eni9933_157_tpl_1_q <= '0;
        end
        else
        begin
            redist175_sync_together719_aunroll_x_in_c0_eni9933_157_tpl_1_q <= $unsigned(in_c0_eni9933_157_tpl);
        end
    end

    // i_acl_conv_process24_9_x(MUX,31)@6
    assign i_acl_conv_process24_9_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_9_x_s or redist175_sync_together719_aunroll_x_in_c0_eni9933_157_tpl_1_q or redist47_sync_together719_aunroll_x_in_c0_eni9933_29_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_9_x_s)
            1'b0 : i_acl_conv_process24_9_x_q = redist175_sync_together719_aunroll_x_in_c0_eni9933_157_tpl_1_q;
            1'b1 : i_acl_conv_process24_9_x_q = redist47_sync_together719_aunroll_x_in_c0_eni9933_29_tpl_1_q;
            default : i_acl_conv_process24_9_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1337)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_9_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist63_sync_together719_aunroll_x_in_c0_eni9933_45_tpl_1(DELAY,1659)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together719_aunroll_x_in_c0_eni9933_45_tpl_1_q <= '0;
        end
        else
        begin
            redist63_sync_together719_aunroll_x_in_c0_eni9933_45_tpl_1_q <= $unsigned(in_c0_eni9933_45_tpl);
        end
    end

    // redist191_sync_together719_aunroll_x_in_c0_eni9933_173_tpl_1(DELAY,1787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_sync_together719_aunroll_x_in_c0_eni9933_173_tpl_1_q <= '0;
        end
        else
        begin
            redist191_sync_together719_aunroll_x_in_c0_eni9933_173_tpl_1_q <= $unsigned(in_c0_eni9933_173_tpl);
        end
    end

    // i_acl_conv_process24_25_x(MUX,47)@6
    assign i_acl_conv_process24_25_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_25_x_s or redist191_sync_together719_aunroll_x_in_c0_eni9933_173_tpl_1_q or redist63_sync_together719_aunroll_x_in_c0_eni9933_45_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_25_x_s)
            1'b0 : i_acl_conv_process24_25_x_q = redist191_sync_together719_aunroll_x_in_c0_eni9933_173_tpl_1_q;
            1'b1 : i_acl_conv_process24_25_x_q = redist63_sync_together719_aunroll_x_in_c0_eni9933_45_tpl_1_q;
            default : i_acl_conv_process24_25_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1334)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_25_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1342)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist79_sync_together719_aunroll_x_in_c0_eni9933_61_tpl_1(DELAY,1675)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together719_aunroll_x_in_c0_eni9933_61_tpl_1_q <= '0;
        end
        else
        begin
            redist79_sync_together719_aunroll_x_in_c0_eni9933_61_tpl_1_q <= $unsigned(in_c0_eni9933_61_tpl);
        end
    end

    // redist207_sync_together719_aunroll_x_in_c0_eni9933_189_tpl_1(DELAY,1803)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_sync_together719_aunroll_x_in_c0_eni9933_189_tpl_1_q <= '0;
        end
        else
        begin
            redist207_sync_together719_aunroll_x_in_c0_eni9933_189_tpl_1_q <= $unsigned(in_c0_eni9933_189_tpl);
        end
    end

    // i_acl_conv_process24_41_x(MUX,63)@6
    assign i_acl_conv_process24_41_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_41_x_s or redist207_sync_together719_aunroll_x_in_c0_eni9933_189_tpl_1_q or redist79_sync_together719_aunroll_x_in_c0_eni9933_61_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_41_x_s)
            1'b0 : i_acl_conv_process24_41_x_q = redist207_sync_together719_aunroll_x_in_c0_eni9933_189_tpl_1_q;
            1'b1 : i_acl_conv_process24_41_x_q = redist79_sync_together719_aunroll_x_in_c0_eni9933_61_tpl_1_q;
            default : i_acl_conv_process24_41_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1328)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_41_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist95_sync_together719_aunroll_x_in_c0_eni9933_77_tpl_1(DELAY,1691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together719_aunroll_x_in_c0_eni9933_77_tpl_1_q <= '0;
        end
        else
        begin
            redist95_sync_together719_aunroll_x_in_c0_eni9933_77_tpl_1_q <= $unsigned(in_c0_eni9933_77_tpl);
        end
    end

    // redist223_sync_together719_aunroll_x_in_c0_eni9933_205_tpl_1(DELAY,1819)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_sync_together719_aunroll_x_in_c0_eni9933_205_tpl_1_q <= '0;
        end
        else
        begin
            redist223_sync_together719_aunroll_x_in_c0_eni9933_205_tpl_1_q <= $unsigned(in_c0_eni9933_205_tpl);
        end
    end

    // i_acl_conv_process24_57_x(MUX,79)@6
    assign i_acl_conv_process24_57_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_57_x_s or redist223_sync_together719_aunroll_x_in_c0_eni9933_205_tpl_1_q or redist95_sync_together719_aunroll_x_in_c0_eni9933_77_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_57_x_s)
            1'b0 : i_acl_conv_process24_57_x_q = redist223_sync_together719_aunroll_x_in_c0_eni9933_205_tpl_1_q;
            1'b1 : i_acl_conv_process24_57_x_q = redist95_sync_together719_aunroll_x_in_c0_eni9933_77_tpl_1_q;
            default : i_acl_conv_process24_57_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1325)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_57_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1333)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,788)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist111_sync_together719_aunroll_x_in_c0_eni9933_93_tpl_1(DELAY,1707)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together719_aunroll_x_in_c0_eni9933_93_tpl_1_q <= '0;
        end
        else
        begin
            redist111_sync_together719_aunroll_x_in_c0_eni9933_93_tpl_1_q <= $unsigned(in_c0_eni9933_93_tpl);
        end
    end

    // redist239_sync_together719_aunroll_x_in_c0_eni9933_221_tpl_1(DELAY,1835)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist239_sync_together719_aunroll_x_in_c0_eni9933_221_tpl_1_q <= '0;
        end
        else
        begin
            redist239_sync_together719_aunroll_x_in_c0_eni9933_221_tpl_1_q <= $unsigned(in_c0_eni9933_221_tpl);
        end
    end

    // i_acl_conv_process24_73_x(MUX,95)@6
    assign i_acl_conv_process24_73_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_73_x_s or redist239_sync_together719_aunroll_x_in_c0_eni9933_221_tpl_1_q or redist111_sync_together719_aunroll_x_in_c0_eni9933_93_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_73_x_s)
            1'b0 : i_acl_conv_process24_73_x_q = redist239_sync_together719_aunroll_x_in_c0_eni9933_221_tpl_1_q;
            1'b1 : i_acl_conv_process24_73_x_q = redist111_sync_together719_aunroll_x_in_c0_eni9933_93_tpl_1_q;
            default : i_acl_conv_process24_73_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1319)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_73_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist127_sync_together719_aunroll_x_in_c0_eni9933_109_tpl_1(DELAY,1723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_sync_together719_aunroll_x_in_c0_eni9933_109_tpl_1_q <= '0;
        end
        else
        begin
            redist127_sync_together719_aunroll_x_in_c0_eni9933_109_tpl_1_q <= $unsigned(in_c0_eni9933_109_tpl);
        end
    end

    // redist255_sync_together719_aunroll_x_in_c0_eni9933_237_tpl_1(DELAY,1851)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_sync_together719_aunroll_x_in_c0_eni9933_237_tpl_1_q <= '0;
        end
        else
        begin
            redist255_sync_together719_aunroll_x_in_c0_eni9933_237_tpl_1_q <= $unsigned(in_c0_eni9933_237_tpl);
        end
    end

    // i_acl_conv_process24_89_x(MUX,111)@6
    assign i_acl_conv_process24_89_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_89_x_s or redist255_sync_together719_aunroll_x_in_c0_eni9933_237_tpl_1_q or redist127_sync_together719_aunroll_x_in_c0_eni9933_109_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_89_x_s)
            1'b0 : i_acl_conv_process24_89_x_q = redist255_sync_together719_aunroll_x_in_c0_eni9933_237_tpl_1_q;
            1'b1 : i_acl_conv_process24_89_x_q = redist127_sync_together719_aunroll_x_in_c0_eni9933_109_tpl_1_q;
            default : i_acl_conv_process24_89_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1316)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_89_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1324)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist143_sync_together719_aunroll_x_in_c0_eni9933_125_tpl_1(DELAY,1739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together719_aunroll_x_in_c0_eni9933_125_tpl_1_q <= '0;
        end
        else
        begin
            redist143_sync_together719_aunroll_x_in_c0_eni9933_125_tpl_1_q <= $unsigned(in_c0_eni9933_125_tpl);
        end
    end

    // redist271_sync_together719_aunroll_x_in_c0_eni9933_253_tpl_1(DELAY,1867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist271_sync_together719_aunroll_x_in_c0_eni9933_253_tpl_1_q <= '0;
        end
        else
        begin
            redist271_sync_together719_aunroll_x_in_c0_eni9933_253_tpl_1_q <= $unsigned(in_c0_eni9933_253_tpl);
        end
    end

    // i_acl_conv_process24_105_x(MUX,127)@6
    assign i_acl_conv_process24_105_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_105_x_s or redist271_sync_together719_aunroll_x_in_c0_eni9933_253_tpl_1_q or redist143_sync_together719_aunroll_x_in_c0_eni9933_125_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_105_x_s)
            1'b0 : i_acl_conv_process24_105_x_q = redist271_sync_together719_aunroll_x_in_c0_eni9933_253_tpl_1_q;
            1'b1 : i_acl_conv_process24_105_x_q = redist143_sync_together719_aunroll_x_in_c0_eni9933_125_tpl_1_q;
            default : i_acl_conv_process24_105_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1310)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_105_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist159_sync_together719_aunroll_x_in_c0_eni9933_141_tpl_1(DELAY,1755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_sync_together719_aunroll_x_in_c0_eni9933_141_tpl_1_q <= '0;
        end
        else
        begin
            redist159_sync_together719_aunroll_x_in_c0_eni9933_141_tpl_1_q <= $unsigned(in_c0_eni9933_141_tpl);
        end
    end

    // redist287_sync_together719_aunroll_x_in_c0_eni9933_269_tpl_1(DELAY,1883)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_sync_together719_aunroll_x_in_c0_eni9933_269_tpl_1_q <= '0;
        end
        else
        begin
            redist287_sync_together719_aunroll_x_in_c0_eni9933_269_tpl_1_q <= $unsigned(in_c0_eni9933_269_tpl);
        end
    end

    // i_acl_conv_process24_121_x(MUX,143)@6
    assign i_acl_conv_process24_121_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_121_x_s or redist287_sync_together719_aunroll_x_in_c0_eni9933_269_tpl_1_q or redist159_sync_together719_aunroll_x_in_c0_eni9933_141_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_121_x_s)
            1'b0 : i_acl_conv_process24_121_x_q = redist287_sync_together719_aunroll_x_in_c0_eni9933_269_tpl_1_q;
            1'b1 : i_acl_conv_process24_121_x_q = redist159_sync_together719_aunroll_x_in_c0_eni9933_141_tpl_1_q;
            default : i_acl_conv_process24_121_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1307)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_121_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1315)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,787)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,789)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_uint_out_extendPad_sel_x(BITSELECT,384)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist9_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add482_conv_process495(ADD,684)@13
    assign i_dot_prod_add482_conv_process495_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod481_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add482_conv_process495_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_9_tpl};
    assign i_dot_prod_add482_conv_process495_o = $unsigned(i_dot_prod_add482_conv_process495_a) + $unsigned(i_dot_prod_add482_conv_process495_b);
    assign i_dot_prod_add482_conv_process495_q = i_dot_prod_add482_conv_process495_o[32:0];

    // bgTrunc_i_dot_prod_add482_conv_process495_sel_x(BITSELECT,11)@13
    assign bgTrunc_i_dot_prod_add482_conv_process495_sel_x_b = i_dot_prod_add482_conv_process495_q[31:0];

    // redist46_sync_together719_aunroll_x_in_c0_eni9933_28_tpl_1(DELAY,1642)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together719_aunroll_x_in_c0_eni9933_28_tpl_1_q <= '0;
        end
        else
        begin
            redist46_sync_together719_aunroll_x_in_c0_eni9933_28_tpl_1_q <= $unsigned(in_c0_eni9933_28_tpl);
        end
    end

    // redist174_sync_together719_aunroll_x_in_c0_eni9933_156_tpl_1(DELAY,1770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_sync_together719_aunroll_x_in_c0_eni9933_156_tpl_1_q <= '0;
        end
        else
        begin
            redist174_sync_together719_aunroll_x_in_c0_eni9933_156_tpl_1_q <= $unsigned(in_c0_eni9933_156_tpl);
        end
    end

    // i_acl_conv_process24_8_x(MUX,30)@6
    assign i_acl_conv_process24_8_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_8_x_s or redist174_sync_together719_aunroll_x_in_c0_eni9933_156_tpl_1_q or redist46_sync_together719_aunroll_x_in_c0_eni9933_28_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_8_x_s)
            1'b0 : i_acl_conv_process24_8_x_q = redist174_sync_together719_aunroll_x_in_c0_eni9933_156_tpl_1_q;
            1'b1 : i_acl_conv_process24_8_x_q = redist46_sync_together719_aunroll_x_in_c0_eni9933_28_tpl_1_q;
            default : i_acl_conv_process24_8_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1301)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_8_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist62_sync_together719_aunroll_x_in_c0_eni9933_44_tpl_1(DELAY,1658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together719_aunroll_x_in_c0_eni9933_44_tpl_1_q <= '0;
        end
        else
        begin
            redist62_sync_together719_aunroll_x_in_c0_eni9933_44_tpl_1_q <= $unsigned(in_c0_eni9933_44_tpl);
        end
    end

    // redist190_sync_together719_aunroll_x_in_c0_eni9933_172_tpl_1(DELAY,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_sync_together719_aunroll_x_in_c0_eni9933_172_tpl_1_q <= '0;
        end
        else
        begin
            redist190_sync_together719_aunroll_x_in_c0_eni9933_172_tpl_1_q <= $unsigned(in_c0_eni9933_172_tpl);
        end
    end

    // i_acl_conv_process24_24_x(MUX,46)@6
    assign i_acl_conv_process24_24_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_24_x_s or redist190_sync_together719_aunroll_x_in_c0_eni9933_172_tpl_1_q or redist62_sync_together719_aunroll_x_in_c0_eni9933_44_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_24_x_s)
            1'b0 : i_acl_conv_process24_24_x_q = redist190_sync_together719_aunroll_x_in_c0_eni9933_172_tpl_1_q;
            1'b1 : i_acl_conv_process24_24_x_q = redist62_sync_together719_aunroll_x_in_c0_eni9933_44_tpl_1_q;
            default : i_acl_conv_process24_24_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1298)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_24_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1306)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist78_sync_together719_aunroll_x_in_c0_eni9933_60_tpl_1(DELAY,1674)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together719_aunroll_x_in_c0_eni9933_60_tpl_1_q <= '0;
        end
        else
        begin
            redist78_sync_together719_aunroll_x_in_c0_eni9933_60_tpl_1_q <= $unsigned(in_c0_eni9933_60_tpl);
        end
    end

    // redist206_sync_together719_aunroll_x_in_c0_eni9933_188_tpl_1(DELAY,1802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_sync_together719_aunroll_x_in_c0_eni9933_188_tpl_1_q <= '0;
        end
        else
        begin
            redist206_sync_together719_aunroll_x_in_c0_eni9933_188_tpl_1_q <= $unsigned(in_c0_eni9933_188_tpl);
        end
    end

    // i_acl_conv_process24_40_x(MUX,62)@6
    assign i_acl_conv_process24_40_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_40_x_s or redist206_sync_together719_aunroll_x_in_c0_eni9933_188_tpl_1_q or redist78_sync_together719_aunroll_x_in_c0_eni9933_60_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_40_x_s)
            1'b0 : i_acl_conv_process24_40_x_q = redist206_sync_together719_aunroll_x_in_c0_eni9933_188_tpl_1_q;
            1'b1 : i_acl_conv_process24_40_x_q = redist78_sync_together719_aunroll_x_in_c0_eni9933_60_tpl_1_q;
            default : i_acl_conv_process24_40_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1292)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_40_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist94_sync_together719_aunroll_x_in_c0_eni9933_76_tpl_1(DELAY,1690)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together719_aunroll_x_in_c0_eni9933_76_tpl_1_q <= '0;
        end
        else
        begin
            redist94_sync_together719_aunroll_x_in_c0_eni9933_76_tpl_1_q <= $unsigned(in_c0_eni9933_76_tpl);
        end
    end

    // redist222_sync_together719_aunroll_x_in_c0_eni9933_204_tpl_1(DELAY,1818)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_sync_together719_aunroll_x_in_c0_eni9933_204_tpl_1_q <= '0;
        end
        else
        begin
            redist222_sync_together719_aunroll_x_in_c0_eni9933_204_tpl_1_q <= $unsigned(in_c0_eni9933_204_tpl);
        end
    end

    // i_acl_conv_process24_56_x(MUX,78)@6
    assign i_acl_conv_process24_56_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_56_x_s or redist222_sync_together719_aunroll_x_in_c0_eni9933_204_tpl_1_q or redist94_sync_together719_aunroll_x_in_c0_eni9933_76_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_56_x_s)
            1'b0 : i_acl_conv_process24_56_x_q = redist222_sync_together719_aunroll_x_in_c0_eni9933_204_tpl_1_q;
            1'b1 : i_acl_conv_process24_56_x_q = redist94_sync_together719_aunroll_x_in_c0_eni9933_76_tpl_1_q;
            default : i_acl_conv_process24_56_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1289)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_56_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1297)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,781)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist110_sync_together719_aunroll_x_in_c0_eni9933_92_tpl_1(DELAY,1706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together719_aunroll_x_in_c0_eni9933_92_tpl_1_q <= '0;
        end
        else
        begin
            redist110_sync_together719_aunroll_x_in_c0_eni9933_92_tpl_1_q <= $unsigned(in_c0_eni9933_92_tpl);
        end
    end

    // redist238_sync_together719_aunroll_x_in_c0_eni9933_220_tpl_1(DELAY,1834)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist238_sync_together719_aunroll_x_in_c0_eni9933_220_tpl_1_q <= '0;
        end
        else
        begin
            redist238_sync_together719_aunroll_x_in_c0_eni9933_220_tpl_1_q <= $unsigned(in_c0_eni9933_220_tpl);
        end
    end

    // i_acl_conv_process24_72_x(MUX,94)@6
    assign i_acl_conv_process24_72_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_72_x_s or redist238_sync_together719_aunroll_x_in_c0_eni9933_220_tpl_1_q or redist110_sync_together719_aunroll_x_in_c0_eni9933_92_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_72_x_s)
            1'b0 : i_acl_conv_process24_72_x_q = redist238_sync_together719_aunroll_x_in_c0_eni9933_220_tpl_1_q;
            1'b1 : i_acl_conv_process24_72_x_q = redist110_sync_together719_aunroll_x_in_c0_eni9933_92_tpl_1_q;
            default : i_acl_conv_process24_72_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1283)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_72_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist126_sync_together719_aunroll_x_in_c0_eni9933_108_tpl_1(DELAY,1722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_sync_together719_aunroll_x_in_c0_eni9933_108_tpl_1_q <= '0;
        end
        else
        begin
            redist126_sync_together719_aunroll_x_in_c0_eni9933_108_tpl_1_q <= $unsigned(in_c0_eni9933_108_tpl);
        end
    end

    // redist254_sync_together719_aunroll_x_in_c0_eni9933_236_tpl_1(DELAY,1850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_sync_together719_aunroll_x_in_c0_eni9933_236_tpl_1_q <= '0;
        end
        else
        begin
            redist254_sync_together719_aunroll_x_in_c0_eni9933_236_tpl_1_q <= $unsigned(in_c0_eni9933_236_tpl);
        end
    end

    // i_acl_conv_process24_88_x(MUX,110)@6
    assign i_acl_conv_process24_88_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_88_x_s or redist254_sync_together719_aunroll_x_in_c0_eni9933_236_tpl_1_q or redist126_sync_together719_aunroll_x_in_c0_eni9933_108_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_88_x_s)
            1'b0 : i_acl_conv_process24_88_x_q = redist254_sync_together719_aunroll_x_in_c0_eni9933_236_tpl_1_q;
            1'b1 : i_acl_conv_process24_88_x_q = redist126_sync_together719_aunroll_x_in_c0_eni9933_108_tpl_1_q;
            default : i_acl_conv_process24_88_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1280)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_88_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1288)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist142_sync_together719_aunroll_x_in_c0_eni9933_124_tpl_1(DELAY,1738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_sync_together719_aunroll_x_in_c0_eni9933_124_tpl_1_q <= '0;
        end
        else
        begin
            redist142_sync_together719_aunroll_x_in_c0_eni9933_124_tpl_1_q <= $unsigned(in_c0_eni9933_124_tpl);
        end
    end

    // redist270_sync_together719_aunroll_x_in_c0_eni9933_252_tpl_1(DELAY,1866)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist270_sync_together719_aunroll_x_in_c0_eni9933_252_tpl_1_q <= '0;
        end
        else
        begin
            redist270_sync_together719_aunroll_x_in_c0_eni9933_252_tpl_1_q <= $unsigned(in_c0_eni9933_252_tpl);
        end
    end

    // i_acl_conv_process24_104_x(MUX,126)@6
    assign i_acl_conv_process24_104_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_104_x_s or redist270_sync_together719_aunroll_x_in_c0_eni9933_252_tpl_1_q or redist142_sync_together719_aunroll_x_in_c0_eni9933_124_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_104_x_s)
            1'b0 : i_acl_conv_process24_104_x_q = redist270_sync_together719_aunroll_x_in_c0_eni9933_252_tpl_1_q;
            1'b1 : i_acl_conv_process24_104_x_q = redist142_sync_together719_aunroll_x_in_c0_eni9933_124_tpl_1_q;
            default : i_acl_conv_process24_104_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1274)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_104_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist158_sync_together719_aunroll_x_in_c0_eni9933_140_tpl_1(DELAY,1754)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_sync_together719_aunroll_x_in_c0_eni9933_140_tpl_1_q <= '0;
        end
        else
        begin
            redist158_sync_together719_aunroll_x_in_c0_eni9933_140_tpl_1_q <= $unsigned(in_c0_eni9933_140_tpl);
        end
    end

    // redist286_sync_together719_aunroll_x_in_c0_eni9933_268_tpl_1(DELAY,1882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_sync_together719_aunroll_x_in_c0_eni9933_268_tpl_1_q <= '0;
        end
        else
        begin
            redist286_sync_together719_aunroll_x_in_c0_eni9933_268_tpl_1_q <= $unsigned(in_c0_eni9933_268_tpl);
        end
    end

    // i_acl_conv_process24_120_x(MUX,142)@6
    assign i_acl_conv_process24_120_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_120_x_s or redist286_sync_together719_aunroll_x_in_c0_eni9933_268_tpl_1_q or redist158_sync_together719_aunroll_x_in_c0_eni9933_140_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_120_x_s)
            1'b0 : i_acl_conv_process24_120_x_q = redist286_sync_together719_aunroll_x_in_c0_eni9933_268_tpl_1_q;
            1'b1 : i_acl_conv_process24_120_x_q = redist158_sync_together719_aunroll_x_in_c0_eni9933_140_tpl_1_q;
            default : i_acl_conv_process24_120_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1271)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_120_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1279)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,780)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,782)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1606)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_uint_out_extendPad_sel_x(BITSELECT,356)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist10_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add464_conv_process463(ADD,683)@13
    assign i_dot_prod_add464_conv_process463_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod463_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add464_conv_process463_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_8_tpl};
    assign i_dot_prod_add464_conv_process463_o = $unsigned(i_dot_prod_add464_conv_process463_a) + $unsigned(i_dot_prod_add464_conv_process463_b);
    assign i_dot_prod_add464_conv_process463_q = i_dot_prod_add464_conv_process463_o[32:0];

    // bgTrunc_i_dot_prod_add464_conv_process463_sel_x(BITSELECT,10)@13
    assign bgTrunc_i_dot_prod_add464_conv_process463_sel_x_b = i_dot_prod_add464_conv_process463_q[31:0];

    // redist45_sync_together719_aunroll_x_in_c0_eni9933_27_tpl_1(DELAY,1641)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together719_aunroll_x_in_c0_eni9933_27_tpl_1_q <= '0;
        end
        else
        begin
            redist45_sync_together719_aunroll_x_in_c0_eni9933_27_tpl_1_q <= $unsigned(in_c0_eni9933_27_tpl);
        end
    end

    // redist173_sync_together719_aunroll_x_in_c0_eni9933_155_tpl_1(DELAY,1769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist173_sync_together719_aunroll_x_in_c0_eni9933_155_tpl_1_q <= '0;
        end
        else
        begin
            redist173_sync_together719_aunroll_x_in_c0_eni9933_155_tpl_1_q <= $unsigned(in_c0_eni9933_155_tpl);
        end
    end

    // i_acl_conv_process24_7_x(MUX,29)@6
    assign i_acl_conv_process24_7_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_7_x_s or redist173_sync_together719_aunroll_x_in_c0_eni9933_155_tpl_1_q or redist45_sync_together719_aunroll_x_in_c0_eni9933_27_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_7_x_s)
            1'b0 : i_acl_conv_process24_7_x_q = redist173_sync_together719_aunroll_x_in_c0_eni9933_155_tpl_1_q;
            1'b1 : i_acl_conv_process24_7_x_q = redist45_sync_together719_aunroll_x_in_c0_eni9933_27_tpl_1_q;
            default : i_acl_conv_process24_7_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1265)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_7_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist61_sync_together719_aunroll_x_in_c0_eni9933_43_tpl_1(DELAY,1657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together719_aunroll_x_in_c0_eni9933_43_tpl_1_q <= '0;
        end
        else
        begin
            redist61_sync_together719_aunroll_x_in_c0_eni9933_43_tpl_1_q <= $unsigned(in_c0_eni9933_43_tpl);
        end
    end

    // redist189_sync_together719_aunroll_x_in_c0_eni9933_171_tpl_1(DELAY,1785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_sync_together719_aunroll_x_in_c0_eni9933_171_tpl_1_q <= '0;
        end
        else
        begin
            redist189_sync_together719_aunroll_x_in_c0_eni9933_171_tpl_1_q <= $unsigned(in_c0_eni9933_171_tpl);
        end
    end

    // i_acl_conv_process24_23_x(MUX,45)@6
    assign i_acl_conv_process24_23_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_23_x_s or redist189_sync_together719_aunroll_x_in_c0_eni9933_171_tpl_1_q or redist61_sync_together719_aunroll_x_in_c0_eni9933_43_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_23_x_s)
            1'b0 : i_acl_conv_process24_23_x_q = redist189_sync_together719_aunroll_x_in_c0_eni9933_171_tpl_1_q;
            1'b1 : i_acl_conv_process24_23_x_q = redist61_sync_together719_aunroll_x_in_c0_eni9933_43_tpl_1_q;
            default : i_acl_conv_process24_23_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1262)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_23_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1270)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist77_sync_together719_aunroll_x_in_c0_eni9933_59_tpl_1(DELAY,1673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together719_aunroll_x_in_c0_eni9933_59_tpl_1_q <= '0;
        end
        else
        begin
            redist77_sync_together719_aunroll_x_in_c0_eni9933_59_tpl_1_q <= $unsigned(in_c0_eni9933_59_tpl);
        end
    end

    // redist205_sync_together719_aunroll_x_in_c0_eni9933_187_tpl_1(DELAY,1801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_sync_together719_aunroll_x_in_c0_eni9933_187_tpl_1_q <= '0;
        end
        else
        begin
            redist205_sync_together719_aunroll_x_in_c0_eni9933_187_tpl_1_q <= $unsigned(in_c0_eni9933_187_tpl);
        end
    end

    // i_acl_conv_process24_39_x(MUX,61)@6
    assign i_acl_conv_process24_39_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_39_x_s or redist205_sync_together719_aunroll_x_in_c0_eni9933_187_tpl_1_q or redist77_sync_together719_aunroll_x_in_c0_eni9933_59_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_39_x_s)
            1'b0 : i_acl_conv_process24_39_x_q = redist205_sync_together719_aunroll_x_in_c0_eni9933_187_tpl_1_q;
            1'b1 : i_acl_conv_process24_39_x_q = redist77_sync_together719_aunroll_x_in_c0_eni9933_59_tpl_1_q;
            default : i_acl_conv_process24_39_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1256)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_39_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist93_sync_together719_aunroll_x_in_c0_eni9933_75_tpl_1(DELAY,1689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together719_aunroll_x_in_c0_eni9933_75_tpl_1_q <= '0;
        end
        else
        begin
            redist93_sync_together719_aunroll_x_in_c0_eni9933_75_tpl_1_q <= $unsigned(in_c0_eni9933_75_tpl);
        end
    end

    // redist221_sync_together719_aunroll_x_in_c0_eni9933_203_tpl_1(DELAY,1817)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_sync_together719_aunroll_x_in_c0_eni9933_203_tpl_1_q <= '0;
        end
        else
        begin
            redist221_sync_together719_aunroll_x_in_c0_eni9933_203_tpl_1_q <= $unsigned(in_c0_eni9933_203_tpl);
        end
    end

    // i_acl_conv_process24_55_x(MUX,77)@6
    assign i_acl_conv_process24_55_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_55_x_s or redist221_sync_together719_aunroll_x_in_c0_eni9933_203_tpl_1_q or redist93_sync_together719_aunroll_x_in_c0_eni9933_75_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_55_x_s)
            1'b0 : i_acl_conv_process24_55_x_q = redist221_sync_together719_aunroll_x_in_c0_eni9933_203_tpl_1_q;
            1'b1 : i_acl_conv_process24_55_x_q = redist93_sync_together719_aunroll_x_in_c0_eni9933_75_tpl_1_q;
            default : i_acl_conv_process24_55_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1253)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_55_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1261)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,774)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist109_sync_together719_aunroll_x_in_c0_eni9933_91_tpl_1(DELAY,1705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together719_aunroll_x_in_c0_eni9933_91_tpl_1_q <= '0;
        end
        else
        begin
            redist109_sync_together719_aunroll_x_in_c0_eni9933_91_tpl_1_q <= $unsigned(in_c0_eni9933_91_tpl);
        end
    end

    // redist237_sync_together719_aunroll_x_in_c0_eni9933_219_tpl_1(DELAY,1833)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist237_sync_together719_aunroll_x_in_c0_eni9933_219_tpl_1_q <= '0;
        end
        else
        begin
            redist237_sync_together719_aunroll_x_in_c0_eni9933_219_tpl_1_q <= $unsigned(in_c0_eni9933_219_tpl);
        end
    end

    // i_acl_conv_process24_71_x(MUX,93)@6
    assign i_acl_conv_process24_71_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_71_x_s or redist237_sync_together719_aunroll_x_in_c0_eni9933_219_tpl_1_q or redist109_sync_together719_aunroll_x_in_c0_eni9933_91_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_71_x_s)
            1'b0 : i_acl_conv_process24_71_x_q = redist237_sync_together719_aunroll_x_in_c0_eni9933_219_tpl_1_q;
            1'b1 : i_acl_conv_process24_71_x_q = redist109_sync_together719_aunroll_x_in_c0_eni9933_91_tpl_1_q;
            default : i_acl_conv_process24_71_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1247)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_71_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist125_sync_together719_aunroll_x_in_c0_eni9933_107_tpl_1(DELAY,1721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_sync_together719_aunroll_x_in_c0_eni9933_107_tpl_1_q <= '0;
        end
        else
        begin
            redist125_sync_together719_aunroll_x_in_c0_eni9933_107_tpl_1_q <= $unsigned(in_c0_eni9933_107_tpl);
        end
    end

    // redist253_sync_together719_aunroll_x_in_c0_eni9933_235_tpl_1(DELAY,1849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_sync_together719_aunroll_x_in_c0_eni9933_235_tpl_1_q <= '0;
        end
        else
        begin
            redist253_sync_together719_aunroll_x_in_c0_eni9933_235_tpl_1_q <= $unsigned(in_c0_eni9933_235_tpl);
        end
    end

    // i_acl_conv_process24_87_x(MUX,109)@6
    assign i_acl_conv_process24_87_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_87_x_s or redist253_sync_together719_aunroll_x_in_c0_eni9933_235_tpl_1_q or redist125_sync_together719_aunroll_x_in_c0_eni9933_107_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_87_x_s)
            1'b0 : i_acl_conv_process24_87_x_q = redist253_sync_together719_aunroll_x_in_c0_eni9933_235_tpl_1_q;
            1'b1 : i_acl_conv_process24_87_x_q = redist125_sync_together719_aunroll_x_in_c0_eni9933_107_tpl_1_q;
            default : i_acl_conv_process24_87_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1244)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_87_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1252)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist141_sync_together719_aunroll_x_in_c0_eni9933_123_tpl_1(DELAY,1737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together719_aunroll_x_in_c0_eni9933_123_tpl_1_q <= '0;
        end
        else
        begin
            redist141_sync_together719_aunroll_x_in_c0_eni9933_123_tpl_1_q <= $unsigned(in_c0_eni9933_123_tpl);
        end
    end

    // redist269_sync_together719_aunroll_x_in_c0_eni9933_251_tpl_1(DELAY,1865)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist269_sync_together719_aunroll_x_in_c0_eni9933_251_tpl_1_q <= '0;
        end
        else
        begin
            redist269_sync_together719_aunroll_x_in_c0_eni9933_251_tpl_1_q <= $unsigned(in_c0_eni9933_251_tpl);
        end
    end

    // i_acl_conv_process24_103_x(MUX,125)@6
    assign i_acl_conv_process24_103_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_103_x_s or redist269_sync_together719_aunroll_x_in_c0_eni9933_251_tpl_1_q or redist141_sync_together719_aunroll_x_in_c0_eni9933_123_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_103_x_s)
            1'b0 : i_acl_conv_process24_103_x_q = redist269_sync_together719_aunroll_x_in_c0_eni9933_251_tpl_1_q;
            1'b1 : i_acl_conv_process24_103_x_q = redist141_sync_together719_aunroll_x_in_c0_eni9933_123_tpl_1_q;
            default : i_acl_conv_process24_103_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1238)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_103_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist157_sync_together719_aunroll_x_in_c0_eni9933_139_tpl_1(DELAY,1753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together719_aunroll_x_in_c0_eni9933_139_tpl_1_q <= '0;
        end
        else
        begin
            redist157_sync_together719_aunroll_x_in_c0_eni9933_139_tpl_1_q <= $unsigned(in_c0_eni9933_139_tpl);
        end
    end

    // redist285_sync_together719_aunroll_x_in_c0_eni9933_267_tpl_1(DELAY,1881)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist285_sync_together719_aunroll_x_in_c0_eni9933_267_tpl_1_q <= '0;
        end
        else
        begin
            redist285_sync_together719_aunroll_x_in_c0_eni9933_267_tpl_1_q <= $unsigned(in_c0_eni9933_267_tpl);
        end
    end

    // i_acl_conv_process24_119_x(MUX,141)@6
    assign i_acl_conv_process24_119_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_119_x_s or redist285_sync_together719_aunroll_x_in_c0_eni9933_267_tpl_1_q or redist157_sync_together719_aunroll_x_in_c0_eni9933_139_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_119_x_s)
            1'b0 : i_acl_conv_process24_119_x_q = redist285_sync_together719_aunroll_x_in_c0_eni9933_267_tpl_1_q;
            1'b1 : i_acl_conv_process24_119_x_q = redist157_sync_together719_aunroll_x_in_c0_eni9933_139_tpl_1_q;
            default : i_acl_conv_process24_119_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1235)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_119_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1243)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,773)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,775)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_uint_out_extendPad_sel_x(BITSELECT,328)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist11_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add446_conv_process431(ADD,682)@13
    assign i_dot_prod_add446_conv_process431_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod445_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add446_conv_process431_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_7_tpl};
    assign i_dot_prod_add446_conv_process431_o = $unsigned(i_dot_prod_add446_conv_process431_a) + $unsigned(i_dot_prod_add446_conv_process431_b);
    assign i_dot_prod_add446_conv_process431_q = i_dot_prod_add446_conv_process431_o[32:0];

    // bgTrunc_i_dot_prod_add446_conv_process431_sel_x(BITSELECT,9)@13
    assign bgTrunc_i_dot_prod_add446_conv_process431_sel_x_b = i_dot_prod_add446_conv_process431_q[31:0];

    // redist44_sync_together719_aunroll_x_in_c0_eni9933_26_tpl_1(DELAY,1640)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together719_aunroll_x_in_c0_eni9933_26_tpl_1_q <= '0;
        end
        else
        begin
            redist44_sync_together719_aunroll_x_in_c0_eni9933_26_tpl_1_q <= $unsigned(in_c0_eni9933_26_tpl);
        end
    end

    // redist172_sync_together719_aunroll_x_in_c0_eni9933_154_tpl_1(DELAY,1768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_sync_together719_aunroll_x_in_c0_eni9933_154_tpl_1_q <= '0;
        end
        else
        begin
            redist172_sync_together719_aunroll_x_in_c0_eni9933_154_tpl_1_q <= $unsigned(in_c0_eni9933_154_tpl);
        end
    end

    // i_acl_conv_process24_6_x(MUX,28)@6
    assign i_acl_conv_process24_6_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_6_x_s or redist172_sync_together719_aunroll_x_in_c0_eni9933_154_tpl_1_q or redist44_sync_together719_aunroll_x_in_c0_eni9933_26_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_6_x_s)
            1'b0 : i_acl_conv_process24_6_x_q = redist172_sync_together719_aunroll_x_in_c0_eni9933_154_tpl_1_q;
            1'b1 : i_acl_conv_process24_6_x_q = redist44_sync_together719_aunroll_x_in_c0_eni9933_26_tpl_1_q;
            default : i_acl_conv_process24_6_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1229)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_6_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist60_sync_together719_aunroll_x_in_c0_eni9933_42_tpl_1(DELAY,1656)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together719_aunroll_x_in_c0_eni9933_42_tpl_1_q <= '0;
        end
        else
        begin
            redist60_sync_together719_aunroll_x_in_c0_eni9933_42_tpl_1_q <= $unsigned(in_c0_eni9933_42_tpl);
        end
    end

    // redist188_sync_together719_aunroll_x_in_c0_eni9933_170_tpl_1(DELAY,1784)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_sync_together719_aunroll_x_in_c0_eni9933_170_tpl_1_q <= '0;
        end
        else
        begin
            redist188_sync_together719_aunroll_x_in_c0_eni9933_170_tpl_1_q <= $unsigned(in_c0_eni9933_170_tpl);
        end
    end

    // i_acl_conv_process24_22_x(MUX,44)@6
    assign i_acl_conv_process24_22_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_22_x_s or redist188_sync_together719_aunroll_x_in_c0_eni9933_170_tpl_1_q or redist60_sync_together719_aunroll_x_in_c0_eni9933_42_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_22_x_s)
            1'b0 : i_acl_conv_process24_22_x_q = redist188_sync_together719_aunroll_x_in_c0_eni9933_170_tpl_1_q;
            1'b1 : i_acl_conv_process24_22_x_q = redist60_sync_together719_aunroll_x_in_c0_eni9933_42_tpl_1_q;
            default : i_acl_conv_process24_22_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1226)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_22_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1234)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist76_sync_together719_aunroll_x_in_c0_eni9933_58_tpl_1(DELAY,1672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together719_aunroll_x_in_c0_eni9933_58_tpl_1_q <= '0;
        end
        else
        begin
            redist76_sync_together719_aunroll_x_in_c0_eni9933_58_tpl_1_q <= $unsigned(in_c0_eni9933_58_tpl);
        end
    end

    // redist204_sync_together719_aunroll_x_in_c0_eni9933_186_tpl_1(DELAY,1800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_sync_together719_aunroll_x_in_c0_eni9933_186_tpl_1_q <= '0;
        end
        else
        begin
            redist204_sync_together719_aunroll_x_in_c0_eni9933_186_tpl_1_q <= $unsigned(in_c0_eni9933_186_tpl);
        end
    end

    // i_acl_conv_process24_38_x(MUX,60)@6
    assign i_acl_conv_process24_38_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_38_x_s or redist204_sync_together719_aunroll_x_in_c0_eni9933_186_tpl_1_q or redist76_sync_together719_aunroll_x_in_c0_eni9933_58_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_38_x_s)
            1'b0 : i_acl_conv_process24_38_x_q = redist204_sync_together719_aunroll_x_in_c0_eni9933_186_tpl_1_q;
            1'b1 : i_acl_conv_process24_38_x_q = redist76_sync_together719_aunroll_x_in_c0_eni9933_58_tpl_1_q;
            default : i_acl_conv_process24_38_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1220)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_38_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist92_sync_together719_aunroll_x_in_c0_eni9933_74_tpl_1(DELAY,1688)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together719_aunroll_x_in_c0_eni9933_74_tpl_1_q <= '0;
        end
        else
        begin
            redist92_sync_together719_aunroll_x_in_c0_eni9933_74_tpl_1_q <= $unsigned(in_c0_eni9933_74_tpl);
        end
    end

    // redist220_sync_together719_aunroll_x_in_c0_eni9933_202_tpl_1(DELAY,1816)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_sync_together719_aunroll_x_in_c0_eni9933_202_tpl_1_q <= '0;
        end
        else
        begin
            redist220_sync_together719_aunroll_x_in_c0_eni9933_202_tpl_1_q <= $unsigned(in_c0_eni9933_202_tpl);
        end
    end

    // i_acl_conv_process24_54_x(MUX,76)@6
    assign i_acl_conv_process24_54_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_54_x_s or redist220_sync_together719_aunroll_x_in_c0_eni9933_202_tpl_1_q or redist92_sync_together719_aunroll_x_in_c0_eni9933_74_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_54_x_s)
            1'b0 : i_acl_conv_process24_54_x_q = redist220_sync_together719_aunroll_x_in_c0_eni9933_202_tpl_1_q;
            1'b1 : i_acl_conv_process24_54_x_q = redist92_sync_together719_aunroll_x_in_c0_eni9933_74_tpl_1_q;
            default : i_acl_conv_process24_54_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1217)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_54_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1225)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,767)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist108_sync_together719_aunroll_x_in_c0_eni9933_90_tpl_1(DELAY,1704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together719_aunroll_x_in_c0_eni9933_90_tpl_1_q <= '0;
        end
        else
        begin
            redist108_sync_together719_aunroll_x_in_c0_eni9933_90_tpl_1_q <= $unsigned(in_c0_eni9933_90_tpl);
        end
    end

    // redist236_sync_together719_aunroll_x_in_c0_eni9933_218_tpl_1(DELAY,1832)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist236_sync_together719_aunroll_x_in_c0_eni9933_218_tpl_1_q <= '0;
        end
        else
        begin
            redist236_sync_together719_aunroll_x_in_c0_eni9933_218_tpl_1_q <= $unsigned(in_c0_eni9933_218_tpl);
        end
    end

    // i_acl_conv_process24_70_x(MUX,92)@6
    assign i_acl_conv_process24_70_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_70_x_s or redist236_sync_together719_aunroll_x_in_c0_eni9933_218_tpl_1_q or redist108_sync_together719_aunroll_x_in_c0_eni9933_90_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_70_x_s)
            1'b0 : i_acl_conv_process24_70_x_q = redist236_sync_together719_aunroll_x_in_c0_eni9933_218_tpl_1_q;
            1'b1 : i_acl_conv_process24_70_x_q = redist108_sync_together719_aunroll_x_in_c0_eni9933_90_tpl_1_q;
            default : i_acl_conv_process24_70_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1211)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_70_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist124_sync_together719_aunroll_x_in_c0_eni9933_106_tpl_1(DELAY,1720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_sync_together719_aunroll_x_in_c0_eni9933_106_tpl_1_q <= '0;
        end
        else
        begin
            redist124_sync_together719_aunroll_x_in_c0_eni9933_106_tpl_1_q <= $unsigned(in_c0_eni9933_106_tpl);
        end
    end

    // redist252_sync_together719_aunroll_x_in_c0_eni9933_234_tpl_1(DELAY,1848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_sync_together719_aunroll_x_in_c0_eni9933_234_tpl_1_q <= '0;
        end
        else
        begin
            redist252_sync_together719_aunroll_x_in_c0_eni9933_234_tpl_1_q <= $unsigned(in_c0_eni9933_234_tpl);
        end
    end

    // i_acl_conv_process24_86_x(MUX,108)@6
    assign i_acl_conv_process24_86_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_86_x_s or redist252_sync_together719_aunroll_x_in_c0_eni9933_234_tpl_1_q or redist124_sync_together719_aunroll_x_in_c0_eni9933_106_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_86_x_s)
            1'b0 : i_acl_conv_process24_86_x_q = redist252_sync_together719_aunroll_x_in_c0_eni9933_234_tpl_1_q;
            1'b1 : i_acl_conv_process24_86_x_q = redist124_sync_together719_aunroll_x_in_c0_eni9933_106_tpl_1_q;
            default : i_acl_conv_process24_86_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1208)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_86_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1216)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist140_sync_together719_aunroll_x_in_c0_eni9933_122_tpl_1(DELAY,1736)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_sync_together719_aunroll_x_in_c0_eni9933_122_tpl_1_q <= '0;
        end
        else
        begin
            redist140_sync_together719_aunroll_x_in_c0_eni9933_122_tpl_1_q <= $unsigned(in_c0_eni9933_122_tpl);
        end
    end

    // redist268_sync_together719_aunroll_x_in_c0_eni9933_250_tpl_1(DELAY,1864)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist268_sync_together719_aunroll_x_in_c0_eni9933_250_tpl_1_q <= '0;
        end
        else
        begin
            redist268_sync_together719_aunroll_x_in_c0_eni9933_250_tpl_1_q <= $unsigned(in_c0_eni9933_250_tpl);
        end
    end

    // i_acl_conv_process24_102_x(MUX,124)@6
    assign i_acl_conv_process24_102_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_102_x_s or redist268_sync_together719_aunroll_x_in_c0_eni9933_250_tpl_1_q or redist140_sync_together719_aunroll_x_in_c0_eni9933_122_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_102_x_s)
            1'b0 : i_acl_conv_process24_102_x_q = redist268_sync_together719_aunroll_x_in_c0_eni9933_250_tpl_1_q;
            1'b1 : i_acl_conv_process24_102_x_q = redist140_sync_together719_aunroll_x_in_c0_eni9933_122_tpl_1_q;
            default : i_acl_conv_process24_102_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1202)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_102_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist156_sync_together719_aunroll_x_in_c0_eni9933_138_tpl_1(DELAY,1752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_sync_together719_aunroll_x_in_c0_eni9933_138_tpl_1_q <= '0;
        end
        else
        begin
            redist156_sync_together719_aunroll_x_in_c0_eni9933_138_tpl_1_q <= $unsigned(in_c0_eni9933_138_tpl);
        end
    end

    // redist284_sync_together719_aunroll_x_in_c0_eni9933_266_tpl_1(DELAY,1880)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist284_sync_together719_aunroll_x_in_c0_eni9933_266_tpl_1_q <= '0;
        end
        else
        begin
            redist284_sync_together719_aunroll_x_in_c0_eni9933_266_tpl_1_q <= $unsigned(in_c0_eni9933_266_tpl);
        end
    end

    // i_acl_conv_process24_118_x(MUX,140)@6
    assign i_acl_conv_process24_118_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_118_x_s or redist284_sync_together719_aunroll_x_in_c0_eni9933_266_tpl_1_q or redist156_sync_together719_aunroll_x_in_c0_eni9933_138_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_118_x_s)
            1'b0 : i_acl_conv_process24_118_x_q = redist284_sync_together719_aunroll_x_in_c0_eni9933_266_tpl_1_q;
            1'b1 : i_acl_conv_process24_118_x_q = redist156_sync_together719_aunroll_x_in_c0_eni9933_138_tpl_1_q;
            default : i_acl_conv_process24_118_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1199)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_118_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1207)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,766)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,768)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_uint_out_extendPad_sel_x(BITSELECT,300)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist12_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add428_conv_process399(ADD,681)@13
    assign i_dot_prod_add428_conv_process399_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod427_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add428_conv_process399_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_6_tpl};
    assign i_dot_prod_add428_conv_process399_o = $unsigned(i_dot_prod_add428_conv_process399_a) + $unsigned(i_dot_prod_add428_conv_process399_b);
    assign i_dot_prod_add428_conv_process399_q = i_dot_prod_add428_conv_process399_o[32:0];

    // bgTrunc_i_dot_prod_add428_conv_process399_sel_x(BITSELECT,8)@13
    assign bgTrunc_i_dot_prod_add428_conv_process399_sel_x_b = i_dot_prod_add428_conv_process399_q[31:0];

    // redist43_sync_together719_aunroll_x_in_c0_eni9933_25_tpl_1(DELAY,1639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together719_aunroll_x_in_c0_eni9933_25_tpl_1_q <= '0;
        end
        else
        begin
            redist43_sync_together719_aunroll_x_in_c0_eni9933_25_tpl_1_q <= $unsigned(in_c0_eni9933_25_tpl);
        end
    end

    // redist171_sync_together719_aunroll_x_in_c0_eni9933_153_tpl_1(DELAY,1767)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_sync_together719_aunroll_x_in_c0_eni9933_153_tpl_1_q <= '0;
        end
        else
        begin
            redist171_sync_together719_aunroll_x_in_c0_eni9933_153_tpl_1_q <= $unsigned(in_c0_eni9933_153_tpl);
        end
    end

    // i_acl_conv_process24_5_x(MUX,27)@6
    assign i_acl_conv_process24_5_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_5_x_s or redist171_sync_together719_aunroll_x_in_c0_eni9933_153_tpl_1_q or redist43_sync_together719_aunroll_x_in_c0_eni9933_25_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_5_x_s)
            1'b0 : i_acl_conv_process24_5_x_q = redist171_sync_together719_aunroll_x_in_c0_eni9933_153_tpl_1_q;
            1'b1 : i_acl_conv_process24_5_x_q = redist43_sync_together719_aunroll_x_in_c0_eni9933_25_tpl_1_q;
            default : i_acl_conv_process24_5_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1193)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_5_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist59_sync_together719_aunroll_x_in_c0_eni9933_41_tpl_1(DELAY,1655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together719_aunroll_x_in_c0_eni9933_41_tpl_1_q <= '0;
        end
        else
        begin
            redist59_sync_together719_aunroll_x_in_c0_eni9933_41_tpl_1_q <= $unsigned(in_c0_eni9933_41_tpl);
        end
    end

    // redist187_sync_together719_aunroll_x_in_c0_eni9933_169_tpl_1(DELAY,1783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_sync_together719_aunroll_x_in_c0_eni9933_169_tpl_1_q <= '0;
        end
        else
        begin
            redist187_sync_together719_aunroll_x_in_c0_eni9933_169_tpl_1_q <= $unsigned(in_c0_eni9933_169_tpl);
        end
    end

    // i_acl_conv_process24_21_x(MUX,43)@6
    assign i_acl_conv_process24_21_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_21_x_s or redist187_sync_together719_aunroll_x_in_c0_eni9933_169_tpl_1_q or redist59_sync_together719_aunroll_x_in_c0_eni9933_41_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_21_x_s)
            1'b0 : i_acl_conv_process24_21_x_q = redist187_sync_together719_aunroll_x_in_c0_eni9933_169_tpl_1_q;
            1'b1 : i_acl_conv_process24_21_x_q = redist59_sync_together719_aunroll_x_in_c0_eni9933_41_tpl_1_q;
            default : i_acl_conv_process24_21_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1190)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_21_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1198)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist75_sync_together719_aunroll_x_in_c0_eni9933_57_tpl_1(DELAY,1671)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together719_aunroll_x_in_c0_eni9933_57_tpl_1_q <= '0;
        end
        else
        begin
            redist75_sync_together719_aunroll_x_in_c0_eni9933_57_tpl_1_q <= $unsigned(in_c0_eni9933_57_tpl);
        end
    end

    // redist203_sync_together719_aunroll_x_in_c0_eni9933_185_tpl_1(DELAY,1799)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_sync_together719_aunroll_x_in_c0_eni9933_185_tpl_1_q <= '0;
        end
        else
        begin
            redist203_sync_together719_aunroll_x_in_c0_eni9933_185_tpl_1_q <= $unsigned(in_c0_eni9933_185_tpl);
        end
    end

    // i_acl_conv_process24_37_x(MUX,59)@6
    assign i_acl_conv_process24_37_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_37_x_s or redist203_sync_together719_aunroll_x_in_c0_eni9933_185_tpl_1_q or redist75_sync_together719_aunroll_x_in_c0_eni9933_57_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_37_x_s)
            1'b0 : i_acl_conv_process24_37_x_q = redist203_sync_together719_aunroll_x_in_c0_eni9933_185_tpl_1_q;
            1'b1 : i_acl_conv_process24_37_x_q = redist75_sync_together719_aunroll_x_in_c0_eni9933_57_tpl_1_q;
            default : i_acl_conv_process24_37_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1184)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_37_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist91_sync_together719_aunroll_x_in_c0_eni9933_73_tpl_1(DELAY,1687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together719_aunroll_x_in_c0_eni9933_73_tpl_1_q <= '0;
        end
        else
        begin
            redist91_sync_together719_aunroll_x_in_c0_eni9933_73_tpl_1_q <= $unsigned(in_c0_eni9933_73_tpl);
        end
    end

    // redist219_sync_together719_aunroll_x_in_c0_eni9933_201_tpl_1(DELAY,1815)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_sync_together719_aunroll_x_in_c0_eni9933_201_tpl_1_q <= '0;
        end
        else
        begin
            redist219_sync_together719_aunroll_x_in_c0_eni9933_201_tpl_1_q <= $unsigned(in_c0_eni9933_201_tpl);
        end
    end

    // i_acl_conv_process24_53_x(MUX,75)@6
    assign i_acl_conv_process24_53_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_53_x_s or redist219_sync_together719_aunroll_x_in_c0_eni9933_201_tpl_1_q or redist91_sync_together719_aunroll_x_in_c0_eni9933_73_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_53_x_s)
            1'b0 : i_acl_conv_process24_53_x_q = redist219_sync_together719_aunroll_x_in_c0_eni9933_201_tpl_1_q;
            1'b1 : i_acl_conv_process24_53_x_q = redist91_sync_together719_aunroll_x_in_c0_eni9933_73_tpl_1_q;
            default : i_acl_conv_process24_53_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1181)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_53_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1189)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,760)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist107_sync_together719_aunroll_x_in_c0_eni9933_89_tpl_1(DELAY,1703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together719_aunroll_x_in_c0_eni9933_89_tpl_1_q <= '0;
        end
        else
        begin
            redist107_sync_together719_aunroll_x_in_c0_eni9933_89_tpl_1_q <= $unsigned(in_c0_eni9933_89_tpl);
        end
    end

    // redist235_sync_together719_aunroll_x_in_c0_eni9933_217_tpl_1(DELAY,1831)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist235_sync_together719_aunroll_x_in_c0_eni9933_217_tpl_1_q <= '0;
        end
        else
        begin
            redist235_sync_together719_aunroll_x_in_c0_eni9933_217_tpl_1_q <= $unsigned(in_c0_eni9933_217_tpl);
        end
    end

    // i_acl_conv_process24_69_x(MUX,91)@6
    assign i_acl_conv_process24_69_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_69_x_s or redist235_sync_together719_aunroll_x_in_c0_eni9933_217_tpl_1_q or redist107_sync_together719_aunroll_x_in_c0_eni9933_89_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_69_x_s)
            1'b0 : i_acl_conv_process24_69_x_q = redist235_sync_together719_aunroll_x_in_c0_eni9933_217_tpl_1_q;
            1'b1 : i_acl_conv_process24_69_x_q = redist107_sync_together719_aunroll_x_in_c0_eni9933_89_tpl_1_q;
            default : i_acl_conv_process24_69_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1175)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_69_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist123_sync_together719_aunroll_x_in_c0_eni9933_105_tpl_1(DELAY,1719)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together719_aunroll_x_in_c0_eni9933_105_tpl_1_q <= '0;
        end
        else
        begin
            redist123_sync_together719_aunroll_x_in_c0_eni9933_105_tpl_1_q <= $unsigned(in_c0_eni9933_105_tpl);
        end
    end

    // redist251_sync_together719_aunroll_x_in_c0_eni9933_233_tpl_1(DELAY,1847)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_sync_together719_aunroll_x_in_c0_eni9933_233_tpl_1_q <= '0;
        end
        else
        begin
            redist251_sync_together719_aunroll_x_in_c0_eni9933_233_tpl_1_q <= $unsigned(in_c0_eni9933_233_tpl);
        end
    end

    // i_acl_conv_process24_85_x(MUX,107)@6
    assign i_acl_conv_process24_85_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_85_x_s or redist251_sync_together719_aunroll_x_in_c0_eni9933_233_tpl_1_q or redist123_sync_together719_aunroll_x_in_c0_eni9933_105_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_85_x_s)
            1'b0 : i_acl_conv_process24_85_x_q = redist251_sync_together719_aunroll_x_in_c0_eni9933_233_tpl_1_q;
            1'b1 : i_acl_conv_process24_85_x_q = redist123_sync_together719_aunroll_x_in_c0_eni9933_105_tpl_1_q;
            default : i_acl_conv_process24_85_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1172)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_85_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1180)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist139_sync_together719_aunroll_x_in_c0_eni9933_121_tpl_1(DELAY,1735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together719_aunroll_x_in_c0_eni9933_121_tpl_1_q <= '0;
        end
        else
        begin
            redist139_sync_together719_aunroll_x_in_c0_eni9933_121_tpl_1_q <= $unsigned(in_c0_eni9933_121_tpl);
        end
    end

    // redist267_sync_together719_aunroll_x_in_c0_eni9933_249_tpl_1(DELAY,1863)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist267_sync_together719_aunroll_x_in_c0_eni9933_249_tpl_1_q <= '0;
        end
        else
        begin
            redist267_sync_together719_aunroll_x_in_c0_eni9933_249_tpl_1_q <= $unsigned(in_c0_eni9933_249_tpl);
        end
    end

    // i_acl_conv_process24_101_x(MUX,123)@6
    assign i_acl_conv_process24_101_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_101_x_s or redist267_sync_together719_aunroll_x_in_c0_eni9933_249_tpl_1_q or redist139_sync_together719_aunroll_x_in_c0_eni9933_121_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_101_x_s)
            1'b0 : i_acl_conv_process24_101_x_q = redist267_sync_together719_aunroll_x_in_c0_eni9933_249_tpl_1_q;
            1'b1 : i_acl_conv_process24_101_x_q = redist139_sync_together719_aunroll_x_in_c0_eni9933_121_tpl_1_q;
            default : i_acl_conv_process24_101_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1166)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_101_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist155_sync_together719_aunroll_x_in_c0_eni9933_137_tpl_1(DELAY,1751)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_sync_together719_aunroll_x_in_c0_eni9933_137_tpl_1_q <= '0;
        end
        else
        begin
            redist155_sync_together719_aunroll_x_in_c0_eni9933_137_tpl_1_q <= $unsigned(in_c0_eni9933_137_tpl);
        end
    end

    // redist283_sync_together719_aunroll_x_in_c0_eni9933_265_tpl_1(DELAY,1879)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist283_sync_together719_aunroll_x_in_c0_eni9933_265_tpl_1_q <= '0;
        end
        else
        begin
            redist283_sync_together719_aunroll_x_in_c0_eni9933_265_tpl_1_q <= $unsigned(in_c0_eni9933_265_tpl);
        end
    end

    // i_acl_conv_process24_117_x(MUX,139)@6
    assign i_acl_conv_process24_117_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_117_x_s or redist283_sync_together719_aunroll_x_in_c0_eni9933_265_tpl_1_q or redist155_sync_together719_aunroll_x_in_c0_eni9933_137_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_117_x_s)
            1'b0 : i_acl_conv_process24_117_x_q = redist283_sync_together719_aunroll_x_in_c0_eni9933_265_tpl_1_q;
            1'b1 : i_acl_conv_process24_117_x_q = redist155_sync_together719_aunroll_x_in_c0_eni9933_137_tpl_1_q;
            default : i_acl_conv_process24_117_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1163)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_117_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1171)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,759)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,761)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_uint_out_extendPad_sel_x(BITSELECT,272)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist13_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add410_conv_process367(ADD,680)@13
    assign i_dot_prod_add410_conv_process367_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod409_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add410_conv_process367_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_5_tpl};
    assign i_dot_prod_add410_conv_process367_o = $unsigned(i_dot_prod_add410_conv_process367_a) + $unsigned(i_dot_prod_add410_conv_process367_b);
    assign i_dot_prod_add410_conv_process367_q = i_dot_prod_add410_conv_process367_o[32:0];

    // bgTrunc_i_dot_prod_add410_conv_process367_sel_x(BITSELECT,7)@13
    assign bgTrunc_i_dot_prod_add410_conv_process367_sel_x_b = i_dot_prod_add410_conv_process367_q[31:0];

    // redist42_sync_together719_aunroll_x_in_c0_eni9933_24_tpl_1(DELAY,1638)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together719_aunroll_x_in_c0_eni9933_24_tpl_1_q <= '0;
        end
        else
        begin
            redist42_sync_together719_aunroll_x_in_c0_eni9933_24_tpl_1_q <= $unsigned(in_c0_eni9933_24_tpl);
        end
    end

    // redist170_sync_together719_aunroll_x_in_c0_eni9933_152_tpl_1(DELAY,1766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_sync_together719_aunroll_x_in_c0_eni9933_152_tpl_1_q <= '0;
        end
        else
        begin
            redist170_sync_together719_aunroll_x_in_c0_eni9933_152_tpl_1_q <= $unsigned(in_c0_eni9933_152_tpl);
        end
    end

    // i_acl_conv_process24_4_x(MUX,26)@6
    assign i_acl_conv_process24_4_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_4_x_s or redist170_sync_together719_aunroll_x_in_c0_eni9933_152_tpl_1_q or redist42_sync_together719_aunroll_x_in_c0_eni9933_24_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_4_x_s)
            1'b0 : i_acl_conv_process24_4_x_q = redist170_sync_together719_aunroll_x_in_c0_eni9933_152_tpl_1_q;
            1'b1 : i_acl_conv_process24_4_x_q = redist42_sync_together719_aunroll_x_in_c0_eni9933_24_tpl_1_q;
            default : i_acl_conv_process24_4_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1157)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_4_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist58_sync_together719_aunroll_x_in_c0_eni9933_40_tpl_1(DELAY,1654)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together719_aunroll_x_in_c0_eni9933_40_tpl_1_q <= '0;
        end
        else
        begin
            redist58_sync_together719_aunroll_x_in_c0_eni9933_40_tpl_1_q <= $unsigned(in_c0_eni9933_40_tpl);
        end
    end

    // redist186_sync_together719_aunroll_x_in_c0_eni9933_168_tpl_1(DELAY,1782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_sync_together719_aunroll_x_in_c0_eni9933_168_tpl_1_q <= '0;
        end
        else
        begin
            redist186_sync_together719_aunroll_x_in_c0_eni9933_168_tpl_1_q <= $unsigned(in_c0_eni9933_168_tpl);
        end
    end

    // i_acl_conv_process24_20_x(MUX,42)@6
    assign i_acl_conv_process24_20_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_20_x_s or redist186_sync_together719_aunroll_x_in_c0_eni9933_168_tpl_1_q or redist58_sync_together719_aunroll_x_in_c0_eni9933_40_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_20_x_s)
            1'b0 : i_acl_conv_process24_20_x_q = redist186_sync_together719_aunroll_x_in_c0_eni9933_168_tpl_1_q;
            1'b1 : i_acl_conv_process24_20_x_q = redist58_sync_together719_aunroll_x_in_c0_eni9933_40_tpl_1_q;
            default : i_acl_conv_process24_20_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1154)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_20_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1162)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist74_sync_together719_aunroll_x_in_c0_eni9933_56_tpl_1(DELAY,1670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together719_aunroll_x_in_c0_eni9933_56_tpl_1_q <= '0;
        end
        else
        begin
            redist74_sync_together719_aunroll_x_in_c0_eni9933_56_tpl_1_q <= $unsigned(in_c0_eni9933_56_tpl);
        end
    end

    // redist202_sync_together719_aunroll_x_in_c0_eni9933_184_tpl_1(DELAY,1798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_sync_together719_aunroll_x_in_c0_eni9933_184_tpl_1_q <= '0;
        end
        else
        begin
            redist202_sync_together719_aunroll_x_in_c0_eni9933_184_tpl_1_q <= $unsigned(in_c0_eni9933_184_tpl);
        end
    end

    // i_acl_conv_process24_36_x(MUX,58)@6
    assign i_acl_conv_process24_36_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_36_x_s or redist202_sync_together719_aunroll_x_in_c0_eni9933_184_tpl_1_q or redist74_sync_together719_aunroll_x_in_c0_eni9933_56_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_36_x_s)
            1'b0 : i_acl_conv_process24_36_x_q = redist202_sync_together719_aunroll_x_in_c0_eni9933_184_tpl_1_q;
            1'b1 : i_acl_conv_process24_36_x_q = redist74_sync_together719_aunroll_x_in_c0_eni9933_56_tpl_1_q;
            default : i_acl_conv_process24_36_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1148)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_36_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist90_sync_together719_aunroll_x_in_c0_eni9933_72_tpl_1(DELAY,1686)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together719_aunroll_x_in_c0_eni9933_72_tpl_1_q <= '0;
        end
        else
        begin
            redist90_sync_together719_aunroll_x_in_c0_eni9933_72_tpl_1_q <= $unsigned(in_c0_eni9933_72_tpl);
        end
    end

    // redist218_sync_together719_aunroll_x_in_c0_eni9933_200_tpl_1(DELAY,1814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_sync_together719_aunroll_x_in_c0_eni9933_200_tpl_1_q <= '0;
        end
        else
        begin
            redist218_sync_together719_aunroll_x_in_c0_eni9933_200_tpl_1_q <= $unsigned(in_c0_eni9933_200_tpl);
        end
    end

    // i_acl_conv_process24_52_x(MUX,74)@6
    assign i_acl_conv_process24_52_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_52_x_s or redist218_sync_together719_aunroll_x_in_c0_eni9933_200_tpl_1_q or redist90_sync_together719_aunroll_x_in_c0_eni9933_72_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_52_x_s)
            1'b0 : i_acl_conv_process24_52_x_q = redist218_sync_together719_aunroll_x_in_c0_eni9933_200_tpl_1_q;
            1'b1 : i_acl_conv_process24_52_x_q = redist90_sync_together719_aunroll_x_in_c0_eni9933_72_tpl_1_q;
            default : i_acl_conv_process24_52_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1145)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_52_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1153)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,753)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist106_sync_together719_aunroll_x_in_c0_eni9933_88_tpl_1(DELAY,1702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together719_aunroll_x_in_c0_eni9933_88_tpl_1_q <= '0;
        end
        else
        begin
            redist106_sync_together719_aunroll_x_in_c0_eni9933_88_tpl_1_q <= $unsigned(in_c0_eni9933_88_tpl);
        end
    end

    // redist234_sync_together719_aunroll_x_in_c0_eni9933_216_tpl_1(DELAY,1830)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist234_sync_together719_aunroll_x_in_c0_eni9933_216_tpl_1_q <= '0;
        end
        else
        begin
            redist234_sync_together719_aunroll_x_in_c0_eni9933_216_tpl_1_q <= $unsigned(in_c0_eni9933_216_tpl);
        end
    end

    // i_acl_conv_process24_68_x(MUX,90)@6
    assign i_acl_conv_process24_68_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_68_x_s or redist234_sync_together719_aunroll_x_in_c0_eni9933_216_tpl_1_q or redist106_sync_together719_aunroll_x_in_c0_eni9933_88_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_68_x_s)
            1'b0 : i_acl_conv_process24_68_x_q = redist234_sync_together719_aunroll_x_in_c0_eni9933_216_tpl_1_q;
            1'b1 : i_acl_conv_process24_68_x_q = redist106_sync_together719_aunroll_x_in_c0_eni9933_88_tpl_1_q;
            default : i_acl_conv_process24_68_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1139)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_68_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist122_sync_together719_aunroll_x_in_c0_eni9933_104_tpl_1(DELAY,1718)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_sync_together719_aunroll_x_in_c0_eni9933_104_tpl_1_q <= '0;
        end
        else
        begin
            redist122_sync_together719_aunroll_x_in_c0_eni9933_104_tpl_1_q <= $unsigned(in_c0_eni9933_104_tpl);
        end
    end

    // redist250_sync_together719_aunroll_x_in_c0_eni9933_232_tpl_1(DELAY,1846)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist250_sync_together719_aunroll_x_in_c0_eni9933_232_tpl_1_q <= '0;
        end
        else
        begin
            redist250_sync_together719_aunroll_x_in_c0_eni9933_232_tpl_1_q <= $unsigned(in_c0_eni9933_232_tpl);
        end
    end

    // i_acl_conv_process24_84_x(MUX,106)@6
    assign i_acl_conv_process24_84_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_84_x_s or redist250_sync_together719_aunroll_x_in_c0_eni9933_232_tpl_1_q or redist122_sync_together719_aunroll_x_in_c0_eni9933_104_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_84_x_s)
            1'b0 : i_acl_conv_process24_84_x_q = redist250_sync_together719_aunroll_x_in_c0_eni9933_232_tpl_1_q;
            1'b1 : i_acl_conv_process24_84_x_q = redist122_sync_together719_aunroll_x_in_c0_eni9933_104_tpl_1_q;
            default : i_acl_conv_process24_84_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1136)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_84_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1144)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist138_sync_together719_aunroll_x_in_c0_eni9933_120_tpl_1(DELAY,1734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together719_aunroll_x_in_c0_eni9933_120_tpl_1_q <= '0;
        end
        else
        begin
            redist138_sync_together719_aunroll_x_in_c0_eni9933_120_tpl_1_q <= $unsigned(in_c0_eni9933_120_tpl);
        end
    end

    // redist266_sync_together719_aunroll_x_in_c0_eni9933_248_tpl_1(DELAY,1862)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist266_sync_together719_aunroll_x_in_c0_eni9933_248_tpl_1_q <= '0;
        end
        else
        begin
            redist266_sync_together719_aunroll_x_in_c0_eni9933_248_tpl_1_q <= $unsigned(in_c0_eni9933_248_tpl);
        end
    end

    // i_acl_conv_process24_100_x(MUX,122)@6
    assign i_acl_conv_process24_100_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_100_x_s or redist266_sync_together719_aunroll_x_in_c0_eni9933_248_tpl_1_q or redist138_sync_together719_aunroll_x_in_c0_eni9933_120_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_100_x_s)
            1'b0 : i_acl_conv_process24_100_x_q = redist266_sync_together719_aunroll_x_in_c0_eni9933_248_tpl_1_q;
            1'b1 : i_acl_conv_process24_100_x_q = redist138_sync_together719_aunroll_x_in_c0_eni9933_120_tpl_1_q;
            default : i_acl_conv_process24_100_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1130)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_100_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist154_sync_together719_aunroll_x_in_c0_eni9933_136_tpl_1(DELAY,1750)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist154_sync_together719_aunroll_x_in_c0_eni9933_136_tpl_1_q <= '0;
        end
        else
        begin
            redist154_sync_together719_aunroll_x_in_c0_eni9933_136_tpl_1_q <= $unsigned(in_c0_eni9933_136_tpl);
        end
    end

    // redist282_sync_together719_aunroll_x_in_c0_eni9933_264_tpl_1(DELAY,1878)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist282_sync_together719_aunroll_x_in_c0_eni9933_264_tpl_1_q <= '0;
        end
        else
        begin
            redist282_sync_together719_aunroll_x_in_c0_eni9933_264_tpl_1_q <= $unsigned(in_c0_eni9933_264_tpl);
        end
    end

    // i_acl_conv_process24_116_x(MUX,138)@6
    assign i_acl_conv_process24_116_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_116_x_s or redist282_sync_together719_aunroll_x_in_c0_eni9933_264_tpl_1_q or redist154_sync_together719_aunroll_x_in_c0_eni9933_136_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_116_x_s)
            1'b0 : i_acl_conv_process24_116_x_q = redist282_sync_together719_aunroll_x_in_c0_eni9933_264_tpl_1_q;
            1'b1 : i_acl_conv_process24_116_x_q = redist154_sync_together719_aunroll_x_in_c0_eni9933_136_tpl_1_q;
            default : i_acl_conv_process24_116_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1127)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_116_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1135)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,752)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,754)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_uint_out_extendPad_sel_x(BITSELECT,244)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist14_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add392_conv_process335(ADD,679)@13
    assign i_dot_prod_add392_conv_process335_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod391_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add392_conv_process335_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_4_tpl};
    assign i_dot_prod_add392_conv_process335_o = $unsigned(i_dot_prod_add392_conv_process335_a) + $unsigned(i_dot_prod_add392_conv_process335_b);
    assign i_dot_prod_add392_conv_process335_q = i_dot_prod_add392_conv_process335_o[32:0];

    // bgTrunc_i_dot_prod_add392_conv_process335_sel_x(BITSELECT,6)@13
    assign bgTrunc_i_dot_prod_add392_conv_process335_sel_x_b = i_dot_prod_add392_conv_process335_q[31:0];

    // redist41_sync_together719_aunroll_x_in_c0_eni9933_23_tpl_1(DELAY,1637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together719_aunroll_x_in_c0_eni9933_23_tpl_1_q <= '0;
        end
        else
        begin
            redist41_sync_together719_aunroll_x_in_c0_eni9933_23_tpl_1_q <= $unsigned(in_c0_eni9933_23_tpl);
        end
    end

    // redist169_sync_together719_aunroll_x_in_c0_eni9933_151_tpl_1(DELAY,1765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist169_sync_together719_aunroll_x_in_c0_eni9933_151_tpl_1_q <= '0;
        end
        else
        begin
            redist169_sync_together719_aunroll_x_in_c0_eni9933_151_tpl_1_q <= $unsigned(in_c0_eni9933_151_tpl);
        end
    end

    // i_acl_conv_process24_3_x(MUX,25)@6
    assign i_acl_conv_process24_3_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_3_x_s or redist169_sync_together719_aunroll_x_in_c0_eni9933_151_tpl_1_q or redist41_sync_together719_aunroll_x_in_c0_eni9933_23_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_3_x_s)
            1'b0 : i_acl_conv_process24_3_x_q = redist169_sync_together719_aunroll_x_in_c0_eni9933_151_tpl_1_q;
            1'b1 : i_acl_conv_process24_3_x_q = redist41_sync_together719_aunroll_x_in_c0_eni9933_23_tpl_1_q;
            default : i_acl_conv_process24_3_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1121)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_3_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist57_sync_together719_aunroll_x_in_c0_eni9933_39_tpl_1(DELAY,1653)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together719_aunroll_x_in_c0_eni9933_39_tpl_1_q <= '0;
        end
        else
        begin
            redist57_sync_together719_aunroll_x_in_c0_eni9933_39_tpl_1_q <= $unsigned(in_c0_eni9933_39_tpl);
        end
    end

    // redist185_sync_together719_aunroll_x_in_c0_eni9933_167_tpl_1(DELAY,1781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_sync_together719_aunroll_x_in_c0_eni9933_167_tpl_1_q <= '0;
        end
        else
        begin
            redist185_sync_together719_aunroll_x_in_c0_eni9933_167_tpl_1_q <= $unsigned(in_c0_eni9933_167_tpl);
        end
    end

    // i_acl_conv_process24_19_x(MUX,41)@6
    assign i_acl_conv_process24_19_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_19_x_s or redist185_sync_together719_aunroll_x_in_c0_eni9933_167_tpl_1_q or redist57_sync_together719_aunroll_x_in_c0_eni9933_39_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_19_x_s)
            1'b0 : i_acl_conv_process24_19_x_q = redist185_sync_together719_aunroll_x_in_c0_eni9933_167_tpl_1_q;
            1'b1 : i_acl_conv_process24_19_x_q = redist57_sync_together719_aunroll_x_in_c0_eni9933_39_tpl_1_q;
            default : i_acl_conv_process24_19_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1118)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_19_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1126)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist73_sync_together719_aunroll_x_in_c0_eni9933_55_tpl_1(DELAY,1669)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together719_aunroll_x_in_c0_eni9933_55_tpl_1_q <= '0;
        end
        else
        begin
            redist73_sync_together719_aunroll_x_in_c0_eni9933_55_tpl_1_q <= $unsigned(in_c0_eni9933_55_tpl);
        end
    end

    // redist201_sync_together719_aunroll_x_in_c0_eni9933_183_tpl_1(DELAY,1797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_sync_together719_aunroll_x_in_c0_eni9933_183_tpl_1_q <= '0;
        end
        else
        begin
            redist201_sync_together719_aunroll_x_in_c0_eni9933_183_tpl_1_q <= $unsigned(in_c0_eni9933_183_tpl);
        end
    end

    // i_acl_conv_process24_35_x(MUX,57)@6
    assign i_acl_conv_process24_35_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_35_x_s or redist201_sync_together719_aunroll_x_in_c0_eni9933_183_tpl_1_q or redist73_sync_together719_aunroll_x_in_c0_eni9933_55_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_35_x_s)
            1'b0 : i_acl_conv_process24_35_x_q = redist201_sync_together719_aunroll_x_in_c0_eni9933_183_tpl_1_q;
            1'b1 : i_acl_conv_process24_35_x_q = redist73_sync_together719_aunroll_x_in_c0_eni9933_55_tpl_1_q;
            default : i_acl_conv_process24_35_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1112)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_35_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist89_sync_together719_aunroll_x_in_c0_eni9933_71_tpl_1(DELAY,1685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together719_aunroll_x_in_c0_eni9933_71_tpl_1_q <= '0;
        end
        else
        begin
            redist89_sync_together719_aunroll_x_in_c0_eni9933_71_tpl_1_q <= $unsigned(in_c0_eni9933_71_tpl);
        end
    end

    // redist217_sync_together719_aunroll_x_in_c0_eni9933_199_tpl_1(DELAY,1813)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_sync_together719_aunroll_x_in_c0_eni9933_199_tpl_1_q <= '0;
        end
        else
        begin
            redist217_sync_together719_aunroll_x_in_c0_eni9933_199_tpl_1_q <= $unsigned(in_c0_eni9933_199_tpl);
        end
    end

    // i_acl_conv_process24_51_x(MUX,73)@6
    assign i_acl_conv_process24_51_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_51_x_s or redist217_sync_together719_aunroll_x_in_c0_eni9933_199_tpl_1_q or redist89_sync_together719_aunroll_x_in_c0_eni9933_71_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_51_x_s)
            1'b0 : i_acl_conv_process24_51_x_q = redist217_sync_together719_aunroll_x_in_c0_eni9933_199_tpl_1_q;
            1'b1 : i_acl_conv_process24_51_x_q = redist89_sync_together719_aunroll_x_in_c0_eni9933_71_tpl_1_q;
            default : i_acl_conv_process24_51_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1109)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_51_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1117)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,746)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist105_sync_together719_aunroll_x_in_c0_eni9933_87_tpl_1(DELAY,1701)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together719_aunroll_x_in_c0_eni9933_87_tpl_1_q <= '0;
        end
        else
        begin
            redist105_sync_together719_aunroll_x_in_c0_eni9933_87_tpl_1_q <= $unsigned(in_c0_eni9933_87_tpl);
        end
    end

    // redist233_sync_together719_aunroll_x_in_c0_eni9933_215_tpl_1(DELAY,1829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist233_sync_together719_aunroll_x_in_c0_eni9933_215_tpl_1_q <= '0;
        end
        else
        begin
            redist233_sync_together719_aunroll_x_in_c0_eni9933_215_tpl_1_q <= $unsigned(in_c0_eni9933_215_tpl);
        end
    end

    // i_acl_conv_process24_67_x(MUX,89)@6
    assign i_acl_conv_process24_67_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_67_x_s or redist233_sync_together719_aunroll_x_in_c0_eni9933_215_tpl_1_q or redist105_sync_together719_aunroll_x_in_c0_eni9933_87_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_67_x_s)
            1'b0 : i_acl_conv_process24_67_x_q = redist233_sync_together719_aunroll_x_in_c0_eni9933_215_tpl_1_q;
            1'b1 : i_acl_conv_process24_67_x_q = redist105_sync_together719_aunroll_x_in_c0_eni9933_87_tpl_1_q;
            default : i_acl_conv_process24_67_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1103)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_67_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist121_sync_together719_aunroll_x_in_c0_eni9933_103_tpl_1(DELAY,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together719_aunroll_x_in_c0_eni9933_103_tpl_1_q <= '0;
        end
        else
        begin
            redist121_sync_together719_aunroll_x_in_c0_eni9933_103_tpl_1_q <= $unsigned(in_c0_eni9933_103_tpl);
        end
    end

    // redist249_sync_together719_aunroll_x_in_c0_eni9933_231_tpl_1(DELAY,1845)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist249_sync_together719_aunroll_x_in_c0_eni9933_231_tpl_1_q <= '0;
        end
        else
        begin
            redist249_sync_together719_aunroll_x_in_c0_eni9933_231_tpl_1_q <= $unsigned(in_c0_eni9933_231_tpl);
        end
    end

    // i_acl_conv_process24_83_x(MUX,105)@6
    assign i_acl_conv_process24_83_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_83_x_s or redist249_sync_together719_aunroll_x_in_c0_eni9933_231_tpl_1_q or redist121_sync_together719_aunroll_x_in_c0_eni9933_103_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_83_x_s)
            1'b0 : i_acl_conv_process24_83_x_q = redist249_sync_together719_aunroll_x_in_c0_eni9933_231_tpl_1_q;
            1'b1 : i_acl_conv_process24_83_x_q = redist121_sync_together719_aunroll_x_in_c0_eni9933_103_tpl_1_q;
            default : i_acl_conv_process24_83_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1100)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_83_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1108)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist137_sync_together719_aunroll_x_in_c0_eni9933_119_tpl_1(DELAY,1733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together719_aunroll_x_in_c0_eni9933_119_tpl_1_q <= '0;
        end
        else
        begin
            redist137_sync_together719_aunroll_x_in_c0_eni9933_119_tpl_1_q <= $unsigned(in_c0_eni9933_119_tpl);
        end
    end

    // redist265_sync_together719_aunroll_x_in_c0_eni9933_247_tpl_1(DELAY,1861)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist265_sync_together719_aunroll_x_in_c0_eni9933_247_tpl_1_q <= '0;
        end
        else
        begin
            redist265_sync_together719_aunroll_x_in_c0_eni9933_247_tpl_1_q <= $unsigned(in_c0_eni9933_247_tpl);
        end
    end

    // i_acl_conv_process24_99_x(MUX,121)@6
    assign i_acl_conv_process24_99_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_99_x_s or redist265_sync_together719_aunroll_x_in_c0_eni9933_247_tpl_1_q or redist137_sync_together719_aunroll_x_in_c0_eni9933_119_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_99_x_s)
            1'b0 : i_acl_conv_process24_99_x_q = redist265_sync_together719_aunroll_x_in_c0_eni9933_247_tpl_1_q;
            1'b1 : i_acl_conv_process24_99_x_q = redist137_sync_together719_aunroll_x_in_c0_eni9933_119_tpl_1_q;
            default : i_acl_conv_process24_99_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1094)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_99_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist153_sync_together719_aunroll_x_in_c0_eni9933_135_tpl_1(DELAY,1749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_sync_together719_aunroll_x_in_c0_eni9933_135_tpl_1_q <= '0;
        end
        else
        begin
            redist153_sync_together719_aunroll_x_in_c0_eni9933_135_tpl_1_q <= $unsigned(in_c0_eni9933_135_tpl);
        end
    end

    // redist281_sync_together719_aunroll_x_in_c0_eni9933_263_tpl_1(DELAY,1877)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist281_sync_together719_aunroll_x_in_c0_eni9933_263_tpl_1_q <= '0;
        end
        else
        begin
            redist281_sync_together719_aunroll_x_in_c0_eni9933_263_tpl_1_q <= $unsigned(in_c0_eni9933_263_tpl);
        end
    end

    // i_acl_conv_process24_115_x(MUX,137)@6
    assign i_acl_conv_process24_115_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_115_x_s or redist281_sync_together719_aunroll_x_in_c0_eni9933_263_tpl_1_q or redist153_sync_together719_aunroll_x_in_c0_eni9933_135_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_115_x_s)
            1'b0 : i_acl_conv_process24_115_x_q = redist281_sync_together719_aunroll_x_in_c0_eni9933_263_tpl_1_q;
            1'b1 : i_acl_conv_process24_115_x_q = redist153_sync_together719_aunroll_x_in_c0_eni9933_135_tpl_1_q;
            default : i_acl_conv_process24_115_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1091)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_115_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1099)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,745)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,747)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_uint_out_extendPad_sel_x(BITSELECT,216)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist15_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add374_conv_process303(ADD,678)@13
    assign i_dot_prod_add374_conv_process303_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod373_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add374_conv_process303_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_3_tpl};
    assign i_dot_prod_add374_conv_process303_o = $unsigned(i_dot_prod_add374_conv_process303_a) + $unsigned(i_dot_prod_add374_conv_process303_b);
    assign i_dot_prod_add374_conv_process303_q = i_dot_prod_add374_conv_process303_o[32:0];

    // bgTrunc_i_dot_prod_add374_conv_process303_sel_x(BITSELECT,5)@13
    assign bgTrunc_i_dot_prod_add374_conv_process303_sel_x_b = i_dot_prod_add374_conv_process303_q[31:0];

    // redist40_sync_together719_aunroll_x_in_c0_eni9933_22_tpl_1(DELAY,1636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together719_aunroll_x_in_c0_eni9933_22_tpl_1_q <= '0;
        end
        else
        begin
            redist40_sync_together719_aunroll_x_in_c0_eni9933_22_tpl_1_q <= $unsigned(in_c0_eni9933_22_tpl);
        end
    end

    // redist168_sync_together719_aunroll_x_in_c0_eni9933_150_tpl_1(DELAY,1764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_sync_together719_aunroll_x_in_c0_eni9933_150_tpl_1_q <= '0;
        end
        else
        begin
            redist168_sync_together719_aunroll_x_in_c0_eni9933_150_tpl_1_q <= $unsigned(in_c0_eni9933_150_tpl);
        end
    end

    // i_acl_conv_process24_2_x(MUX,24)@6
    assign i_acl_conv_process24_2_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_2_x_s or redist168_sync_together719_aunroll_x_in_c0_eni9933_150_tpl_1_q or redist40_sync_together719_aunroll_x_in_c0_eni9933_22_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_2_x_s)
            1'b0 : i_acl_conv_process24_2_x_q = redist168_sync_together719_aunroll_x_in_c0_eni9933_150_tpl_1_q;
            1'b1 : i_acl_conv_process24_2_x_q = redist40_sync_together719_aunroll_x_in_c0_eni9933_22_tpl_1_q;
            default : i_acl_conv_process24_2_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1085)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_2_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist56_sync_together719_aunroll_x_in_c0_eni9933_38_tpl_1(DELAY,1652)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together719_aunroll_x_in_c0_eni9933_38_tpl_1_q <= '0;
        end
        else
        begin
            redist56_sync_together719_aunroll_x_in_c0_eni9933_38_tpl_1_q <= $unsigned(in_c0_eni9933_38_tpl);
        end
    end

    // redist184_sync_together719_aunroll_x_in_c0_eni9933_166_tpl_1(DELAY,1780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_sync_together719_aunroll_x_in_c0_eni9933_166_tpl_1_q <= '0;
        end
        else
        begin
            redist184_sync_together719_aunroll_x_in_c0_eni9933_166_tpl_1_q <= $unsigned(in_c0_eni9933_166_tpl);
        end
    end

    // i_acl_conv_process24_18_x(MUX,40)@6
    assign i_acl_conv_process24_18_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_18_x_s or redist184_sync_together719_aunroll_x_in_c0_eni9933_166_tpl_1_q or redist56_sync_together719_aunroll_x_in_c0_eni9933_38_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_18_x_s)
            1'b0 : i_acl_conv_process24_18_x_q = redist184_sync_together719_aunroll_x_in_c0_eni9933_166_tpl_1_q;
            1'b1 : i_acl_conv_process24_18_x_q = redist56_sync_together719_aunroll_x_in_c0_eni9933_38_tpl_1_q;
            default : i_acl_conv_process24_18_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1082)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_18_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1090)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist72_sync_together719_aunroll_x_in_c0_eni9933_54_tpl_1(DELAY,1668)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together719_aunroll_x_in_c0_eni9933_54_tpl_1_q <= '0;
        end
        else
        begin
            redist72_sync_together719_aunroll_x_in_c0_eni9933_54_tpl_1_q <= $unsigned(in_c0_eni9933_54_tpl);
        end
    end

    // redist200_sync_together719_aunroll_x_in_c0_eni9933_182_tpl_1(DELAY,1796)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_sync_together719_aunroll_x_in_c0_eni9933_182_tpl_1_q <= '0;
        end
        else
        begin
            redist200_sync_together719_aunroll_x_in_c0_eni9933_182_tpl_1_q <= $unsigned(in_c0_eni9933_182_tpl);
        end
    end

    // i_acl_conv_process24_34_x(MUX,56)@6
    assign i_acl_conv_process24_34_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_34_x_s or redist200_sync_together719_aunroll_x_in_c0_eni9933_182_tpl_1_q or redist72_sync_together719_aunroll_x_in_c0_eni9933_54_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_34_x_s)
            1'b0 : i_acl_conv_process24_34_x_q = redist200_sync_together719_aunroll_x_in_c0_eni9933_182_tpl_1_q;
            1'b1 : i_acl_conv_process24_34_x_q = redist72_sync_together719_aunroll_x_in_c0_eni9933_54_tpl_1_q;
            default : i_acl_conv_process24_34_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1076)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_34_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist88_sync_together719_aunroll_x_in_c0_eni9933_70_tpl_1(DELAY,1684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together719_aunroll_x_in_c0_eni9933_70_tpl_1_q <= '0;
        end
        else
        begin
            redist88_sync_together719_aunroll_x_in_c0_eni9933_70_tpl_1_q <= $unsigned(in_c0_eni9933_70_tpl);
        end
    end

    // redist216_sync_together719_aunroll_x_in_c0_eni9933_198_tpl_1(DELAY,1812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_sync_together719_aunroll_x_in_c0_eni9933_198_tpl_1_q <= '0;
        end
        else
        begin
            redist216_sync_together719_aunroll_x_in_c0_eni9933_198_tpl_1_q <= $unsigned(in_c0_eni9933_198_tpl);
        end
    end

    // i_acl_conv_process24_50_x(MUX,72)@6
    assign i_acl_conv_process24_50_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_50_x_s or redist216_sync_together719_aunroll_x_in_c0_eni9933_198_tpl_1_q or redist88_sync_together719_aunroll_x_in_c0_eni9933_70_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_50_x_s)
            1'b0 : i_acl_conv_process24_50_x_q = redist216_sync_together719_aunroll_x_in_c0_eni9933_198_tpl_1_q;
            1'b1 : i_acl_conv_process24_50_x_q = redist88_sync_together719_aunroll_x_in_c0_eni9933_70_tpl_1_q;
            default : i_acl_conv_process24_50_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1073)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_50_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1081)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,739)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist104_sync_together719_aunroll_x_in_c0_eni9933_86_tpl_1(DELAY,1700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together719_aunroll_x_in_c0_eni9933_86_tpl_1_q <= '0;
        end
        else
        begin
            redist104_sync_together719_aunroll_x_in_c0_eni9933_86_tpl_1_q <= $unsigned(in_c0_eni9933_86_tpl);
        end
    end

    // redist232_sync_together719_aunroll_x_in_c0_eni9933_214_tpl_1(DELAY,1828)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist232_sync_together719_aunroll_x_in_c0_eni9933_214_tpl_1_q <= '0;
        end
        else
        begin
            redist232_sync_together719_aunroll_x_in_c0_eni9933_214_tpl_1_q <= $unsigned(in_c0_eni9933_214_tpl);
        end
    end

    // i_acl_conv_process24_66_x(MUX,88)@6
    assign i_acl_conv_process24_66_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_66_x_s or redist232_sync_together719_aunroll_x_in_c0_eni9933_214_tpl_1_q or redist104_sync_together719_aunroll_x_in_c0_eni9933_86_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_66_x_s)
            1'b0 : i_acl_conv_process24_66_x_q = redist232_sync_together719_aunroll_x_in_c0_eni9933_214_tpl_1_q;
            1'b1 : i_acl_conv_process24_66_x_q = redist104_sync_together719_aunroll_x_in_c0_eni9933_86_tpl_1_q;
            default : i_acl_conv_process24_66_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1067)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_66_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist120_sync_together719_aunroll_x_in_c0_eni9933_102_tpl_1(DELAY,1716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist120_sync_together719_aunroll_x_in_c0_eni9933_102_tpl_1_q <= '0;
        end
        else
        begin
            redist120_sync_together719_aunroll_x_in_c0_eni9933_102_tpl_1_q <= $unsigned(in_c0_eni9933_102_tpl);
        end
    end

    // redist248_sync_together719_aunroll_x_in_c0_eni9933_230_tpl_1(DELAY,1844)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist248_sync_together719_aunroll_x_in_c0_eni9933_230_tpl_1_q <= '0;
        end
        else
        begin
            redist248_sync_together719_aunroll_x_in_c0_eni9933_230_tpl_1_q <= $unsigned(in_c0_eni9933_230_tpl);
        end
    end

    // i_acl_conv_process24_82_x(MUX,104)@6
    assign i_acl_conv_process24_82_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_82_x_s or redist248_sync_together719_aunroll_x_in_c0_eni9933_230_tpl_1_q or redist120_sync_together719_aunroll_x_in_c0_eni9933_102_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_82_x_s)
            1'b0 : i_acl_conv_process24_82_x_q = redist248_sync_together719_aunroll_x_in_c0_eni9933_230_tpl_1_q;
            1'b1 : i_acl_conv_process24_82_x_q = redist120_sync_together719_aunroll_x_in_c0_eni9933_102_tpl_1_q;
            default : i_acl_conv_process24_82_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1064)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_82_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1072)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist136_sync_together719_aunroll_x_in_c0_eni9933_118_tpl_1(DELAY,1732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together719_aunroll_x_in_c0_eni9933_118_tpl_1_q <= '0;
        end
        else
        begin
            redist136_sync_together719_aunroll_x_in_c0_eni9933_118_tpl_1_q <= $unsigned(in_c0_eni9933_118_tpl);
        end
    end

    // redist264_sync_together719_aunroll_x_in_c0_eni9933_246_tpl_1(DELAY,1860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist264_sync_together719_aunroll_x_in_c0_eni9933_246_tpl_1_q <= '0;
        end
        else
        begin
            redist264_sync_together719_aunroll_x_in_c0_eni9933_246_tpl_1_q <= $unsigned(in_c0_eni9933_246_tpl);
        end
    end

    // i_acl_conv_process24_98_x(MUX,120)@6
    assign i_acl_conv_process24_98_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_98_x_s or redist264_sync_together719_aunroll_x_in_c0_eni9933_246_tpl_1_q or redist136_sync_together719_aunroll_x_in_c0_eni9933_118_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_98_x_s)
            1'b0 : i_acl_conv_process24_98_x_q = redist264_sync_together719_aunroll_x_in_c0_eni9933_246_tpl_1_q;
            1'b1 : i_acl_conv_process24_98_x_q = redist136_sync_together719_aunroll_x_in_c0_eni9933_118_tpl_1_q;
            default : i_acl_conv_process24_98_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1058)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_98_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist152_sync_together719_aunroll_x_in_c0_eni9933_134_tpl_1(DELAY,1748)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist152_sync_together719_aunroll_x_in_c0_eni9933_134_tpl_1_q <= '0;
        end
        else
        begin
            redist152_sync_together719_aunroll_x_in_c0_eni9933_134_tpl_1_q <= $unsigned(in_c0_eni9933_134_tpl);
        end
    end

    // redist280_sync_together719_aunroll_x_in_c0_eni9933_262_tpl_1(DELAY,1876)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist280_sync_together719_aunroll_x_in_c0_eni9933_262_tpl_1_q <= '0;
        end
        else
        begin
            redist280_sync_together719_aunroll_x_in_c0_eni9933_262_tpl_1_q <= $unsigned(in_c0_eni9933_262_tpl);
        end
    end

    // i_acl_conv_process24_114_x(MUX,136)@6
    assign i_acl_conv_process24_114_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_114_x_s or redist280_sync_together719_aunroll_x_in_c0_eni9933_262_tpl_1_q or redist152_sync_together719_aunroll_x_in_c0_eni9933_134_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_114_x_s)
            1'b0 : i_acl_conv_process24_114_x_q = redist280_sync_together719_aunroll_x_in_c0_eni9933_262_tpl_1_q;
            1'b1 : i_acl_conv_process24_114_x_q = redist152_sync_together719_aunroll_x_in_c0_eni9933_134_tpl_1_q;
            default : i_acl_conv_process24_114_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1055)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_114_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1063)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,738)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,740)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_uint_out_extendPad_sel_x(BITSELECT,188)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist16_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add356_conv_process271(ADD,677)@13
    assign i_dot_prod_add356_conv_process271_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod355_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add356_conv_process271_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_2_tpl};
    assign i_dot_prod_add356_conv_process271_o = $unsigned(i_dot_prod_add356_conv_process271_a) + $unsigned(i_dot_prod_add356_conv_process271_b);
    assign i_dot_prod_add356_conv_process271_q = i_dot_prod_add356_conv_process271_o[32:0];

    // bgTrunc_i_dot_prod_add356_conv_process271_sel_x(BITSELECT,4)@13
    assign bgTrunc_i_dot_prod_add356_conv_process271_sel_x_b = i_dot_prod_add356_conv_process271_q[31:0];

    // redist39_sync_together719_aunroll_x_in_c0_eni9933_21_tpl_1(DELAY,1635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together719_aunroll_x_in_c0_eni9933_21_tpl_1_q <= '0;
        end
        else
        begin
            redist39_sync_together719_aunroll_x_in_c0_eni9933_21_tpl_1_q <= $unsigned(in_c0_eni9933_21_tpl);
        end
    end

    // redist167_sync_together719_aunroll_x_in_c0_eni9933_149_tpl_1(DELAY,1763)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist167_sync_together719_aunroll_x_in_c0_eni9933_149_tpl_1_q <= '0;
        end
        else
        begin
            redist167_sync_together719_aunroll_x_in_c0_eni9933_149_tpl_1_q <= $unsigned(in_c0_eni9933_149_tpl);
        end
    end

    // i_acl_conv_process24_1_x(MUX,23)@6
    assign i_acl_conv_process24_1_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_1_x_s or redist167_sync_together719_aunroll_x_in_c0_eni9933_149_tpl_1_q or redist39_sync_together719_aunroll_x_in_c0_eni9933_21_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_1_x_s)
            1'b0 : i_acl_conv_process24_1_x_q = redist167_sync_together719_aunroll_x_in_c0_eni9933_149_tpl_1_q;
            1'b1 : i_acl_conv_process24_1_x_q = redist39_sync_together719_aunroll_x_in_c0_eni9933_21_tpl_1_q;
            default : i_acl_conv_process24_1_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1049)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_1_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist55_sync_together719_aunroll_x_in_c0_eni9933_37_tpl_1(DELAY,1651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together719_aunroll_x_in_c0_eni9933_37_tpl_1_q <= '0;
        end
        else
        begin
            redist55_sync_together719_aunroll_x_in_c0_eni9933_37_tpl_1_q <= $unsigned(in_c0_eni9933_37_tpl);
        end
    end

    // redist183_sync_together719_aunroll_x_in_c0_eni9933_165_tpl_1(DELAY,1779)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_sync_together719_aunroll_x_in_c0_eni9933_165_tpl_1_q <= '0;
        end
        else
        begin
            redist183_sync_together719_aunroll_x_in_c0_eni9933_165_tpl_1_q <= $unsigned(in_c0_eni9933_165_tpl);
        end
    end

    // i_acl_conv_process24_17_x(MUX,39)@6
    assign i_acl_conv_process24_17_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_17_x_s or redist183_sync_together719_aunroll_x_in_c0_eni9933_165_tpl_1_q or redist55_sync_together719_aunroll_x_in_c0_eni9933_37_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_17_x_s)
            1'b0 : i_acl_conv_process24_17_x_q = redist183_sync_together719_aunroll_x_in_c0_eni9933_165_tpl_1_q;
            1'b1 : i_acl_conv_process24_17_x_q = redist55_sync_together719_aunroll_x_in_c0_eni9933_37_tpl_1_q;
            default : i_acl_conv_process24_17_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1046)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_17_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1054)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist71_sync_together719_aunroll_x_in_c0_eni9933_53_tpl_1(DELAY,1667)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together719_aunroll_x_in_c0_eni9933_53_tpl_1_q <= '0;
        end
        else
        begin
            redist71_sync_together719_aunroll_x_in_c0_eni9933_53_tpl_1_q <= $unsigned(in_c0_eni9933_53_tpl);
        end
    end

    // redist199_sync_together719_aunroll_x_in_c0_eni9933_181_tpl_1(DELAY,1795)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_sync_together719_aunroll_x_in_c0_eni9933_181_tpl_1_q <= '0;
        end
        else
        begin
            redist199_sync_together719_aunroll_x_in_c0_eni9933_181_tpl_1_q <= $unsigned(in_c0_eni9933_181_tpl);
        end
    end

    // i_acl_conv_process24_33_x(MUX,55)@6
    assign i_acl_conv_process24_33_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_33_x_s or redist199_sync_together719_aunroll_x_in_c0_eni9933_181_tpl_1_q or redist71_sync_together719_aunroll_x_in_c0_eni9933_53_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_33_x_s)
            1'b0 : i_acl_conv_process24_33_x_q = redist199_sync_together719_aunroll_x_in_c0_eni9933_181_tpl_1_q;
            1'b1 : i_acl_conv_process24_33_x_q = redist71_sync_together719_aunroll_x_in_c0_eni9933_53_tpl_1_q;
            default : i_acl_conv_process24_33_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1040)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_33_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist87_sync_together719_aunroll_x_in_c0_eni9933_69_tpl_1(DELAY,1683)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together719_aunroll_x_in_c0_eni9933_69_tpl_1_q <= '0;
        end
        else
        begin
            redist87_sync_together719_aunroll_x_in_c0_eni9933_69_tpl_1_q <= $unsigned(in_c0_eni9933_69_tpl);
        end
    end

    // redist215_sync_together719_aunroll_x_in_c0_eni9933_197_tpl_1(DELAY,1811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_sync_together719_aunroll_x_in_c0_eni9933_197_tpl_1_q <= '0;
        end
        else
        begin
            redist215_sync_together719_aunroll_x_in_c0_eni9933_197_tpl_1_q <= $unsigned(in_c0_eni9933_197_tpl);
        end
    end

    // i_acl_conv_process24_49_x(MUX,71)@6
    assign i_acl_conv_process24_49_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_49_x_s or redist215_sync_together719_aunroll_x_in_c0_eni9933_197_tpl_1_q or redist87_sync_together719_aunroll_x_in_c0_eni9933_69_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_49_x_s)
            1'b0 : i_acl_conv_process24_49_x_q = redist215_sync_together719_aunroll_x_in_c0_eni9933_197_tpl_1_q;
            1'b1 : i_acl_conv_process24_49_x_q = redist87_sync_together719_aunroll_x_in_c0_eni9933_69_tpl_1_q;
            default : i_acl_conv_process24_49_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1037)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_49_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1045)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,732)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist103_sync_together719_aunroll_x_in_c0_eni9933_85_tpl_1(DELAY,1699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together719_aunroll_x_in_c0_eni9933_85_tpl_1_q <= '0;
        end
        else
        begin
            redist103_sync_together719_aunroll_x_in_c0_eni9933_85_tpl_1_q <= $unsigned(in_c0_eni9933_85_tpl);
        end
    end

    // redist231_sync_together719_aunroll_x_in_c0_eni9933_213_tpl_1(DELAY,1827)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist231_sync_together719_aunroll_x_in_c0_eni9933_213_tpl_1_q <= '0;
        end
        else
        begin
            redist231_sync_together719_aunroll_x_in_c0_eni9933_213_tpl_1_q <= $unsigned(in_c0_eni9933_213_tpl);
        end
    end

    // i_acl_conv_process24_65_x(MUX,87)@6
    assign i_acl_conv_process24_65_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_65_x_s or redist231_sync_together719_aunroll_x_in_c0_eni9933_213_tpl_1_q or redist103_sync_together719_aunroll_x_in_c0_eni9933_85_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_65_x_s)
            1'b0 : i_acl_conv_process24_65_x_q = redist231_sync_together719_aunroll_x_in_c0_eni9933_213_tpl_1_q;
            1'b1 : i_acl_conv_process24_65_x_q = redist103_sync_together719_aunroll_x_in_c0_eni9933_85_tpl_1_q;
            default : i_acl_conv_process24_65_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1031)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_65_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist119_sync_together719_aunroll_x_in_c0_eni9933_101_tpl_1(DELAY,1715)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together719_aunroll_x_in_c0_eni9933_101_tpl_1_q <= '0;
        end
        else
        begin
            redist119_sync_together719_aunroll_x_in_c0_eni9933_101_tpl_1_q <= $unsigned(in_c0_eni9933_101_tpl);
        end
    end

    // redist247_sync_together719_aunroll_x_in_c0_eni9933_229_tpl_1(DELAY,1843)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist247_sync_together719_aunroll_x_in_c0_eni9933_229_tpl_1_q <= '0;
        end
        else
        begin
            redist247_sync_together719_aunroll_x_in_c0_eni9933_229_tpl_1_q <= $unsigned(in_c0_eni9933_229_tpl);
        end
    end

    // i_acl_conv_process24_81_x(MUX,103)@6
    assign i_acl_conv_process24_81_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_81_x_s or redist247_sync_together719_aunroll_x_in_c0_eni9933_229_tpl_1_q or redist119_sync_together719_aunroll_x_in_c0_eni9933_101_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_81_x_s)
            1'b0 : i_acl_conv_process24_81_x_q = redist247_sync_together719_aunroll_x_in_c0_eni9933_229_tpl_1_q;
            1'b1 : i_acl_conv_process24_81_x_q = redist119_sync_together719_aunroll_x_in_c0_eni9933_101_tpl_1_q;
            default : i_acl_conv_process24_81_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1028)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_81_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1036)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist135_sync_together719_aunroll_x_in_c0_eni9933_117_tpl_1(DELAY,1731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together719_aunroll_x_in_c0_eni9933_117_tpl_1_q <= '0;
        end
        else
        begin
            redist135_sync_together719_aunroll_x_in_c0_eni9933_117_tpl_1_q <= $unsigned(in_c0_eni9933_117_tpl);
        end
    end

    // redist263_sync_together719_aunroll_x_in_c0_eni9933_245_tpl_1(DELAY,1859)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist263_sync_together719_aunroll_x_in_c0_eni9933_245_tpl_1_q <= '0;
        end
        else
        begin
            redist263_sync_together719_aunroll_x_in_c0_eni9933_245_tpl_1_q <= $unsigned(in_c0_eni9933_245_tpl);
        end
    end

    // i_acl_conv_process24_97_x(MUX,119)@6
    assign i_acl_conv_process24_97_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_97_x_s or redist263_sync_together719_aunroll_x_in_c0_eni9933_245_tpl_1_q or redist135_sync_together719_aunroll_x_in_c0_eni9933_117_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_97_x_s)
            1'b0 : i_acl_conv_process24_97_x_q = redist263_sync_together719_aunroll_x_in_c0_eni9933_245_tpl_1_q;
            1'b1 : i_acl_conv_process24_97_x_q = redist135_sync_together719_aunroll_x_in_c0_eni9933_117_tpl_1_q;
            default : i_acl_conv_process24_97_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1022)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_97_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist151_sync_together719_aunroll_x_in_c0_eni9933_133_tpl_1(DELAY,1747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together719_aunroll_x_in_c0_eni9933_133_tpl_1_q <= '0;
        end
        else
        begin
            redist151_sync_together719_aunroll_x_in_c0_eni9933_133_tpl_1_q <= $unsigned(in_c0_eni9933_133_tpl);
        end
    end

    // redist279_sync_together719_aunroll_x_in_c0_eni9933_261_tpl_1(DELAY,1875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist279_sync_together719_aunroll_x_in_c0_eni9933_261_tpl_1_q <= '0;
        end
        else
        begin
            redist279_sync_together719_aunroll_x_in_c0_eni9933_261_tpl_1_q <= $unsigned(in_c0_eni9933_261_tpl);
        end
    end

    // i_acl_conv_process24_113_x(MUX,135)@6
    assign i_acl_conv_process24_113_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_113_x_s or redist279_sync_together719_aunroll_x_in_c0_eni9933_261_tpl_1_q or redist151_sync_together719_aunroll_x_in_c0_eni9933_133_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_113_x_s)
            1'b0 : i_acl_conv_process24_113_x_q = redist279_sync_together719_aunroll_x_in_c0_eni9933_261_tpl_1_q;
            1'b1 : i_acl_conv_process24_113_x_q = redist151_sync_together719_aunroll_x_in_c0_eni9933_133_tpl_1_q;
            default : i_acl_conv_process24_113_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1019)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_113_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1027)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,731)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,733)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_uint_out_extendPad_sel_x(BITSELECT,160)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist17_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add338_conv_process239(ADD,676)@13
    assign i_dot_prod_add338_conv_process239_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod337_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add338_conv_process239_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_1_tpl};
    assign i_dot_prod_add338_conv_process239_o = $unsigned(i_dot_prod_add338_conv_process239_a) + $unsigned(i_dot_prod_add338_conv_process239_b);
    assign i_dot_prod_add338_conv_process239_q = i_dot_prod_add338_conv_process239_o[32:0];

    // bgTrunc_i_dot_prod_add338_conv_process239_sel_x(BITSELECT,3)@13
    assign bgTrunc_i_dot_prod_add338_conv_process239_sel_x_b = i_dot_prod_add338_conv_process239_q[31:0];

    // redist38_sync_together719_aunroll_x_in_c0_eni9933_20_tpl_1(DELAY,1634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together719_aunroll_x_in_c0_eni9933_20_tpl_1_q <= '0;
        end
        else
        begin
            redist38_sync_together719_aunroll_x_in_c0_eni9933_20_tpl_1_q <= $unsigned(in_c0_eni9933_20_tpl);
        end
    end

    // redist166_sync_together719_aunroll_x_in_c0_eni9933_148_tpl_1(DELAY,1762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_sync_together719_aunroll_x_in_c0_eni9933_148_tpl_1_q <= '0;
        end
        else
        begin
            redist166_sync_together719_aunroll_x_in_c0_eni9933_148_tpl_1_q <= $unsigned(in_c0_eni9933_148_tpl);
        end
    end

    // i_acl_conv_process24_0_x(MUX,22)@6
    assign i_acl_conv_process24_0_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_0_x_s or redist166_sync_together719_aunroll_x_in_c0_eni9933_148_tpl_1_q or redist38_sync_together719_aunroll_x_in_c0_eni9933_20_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_0_x_s)
            1'b0 : i_acl_conv_process24_0_x_q = redist166_sync_together719_aunroll_x_in_c0_eni9933_148_tpl_1_q;
            1'b1 : i_acl_conv_process24_0_x_q = redist38_sync_together719_aunroll_x_in_c0_eni9933_20_tpl_1_q;
            default : i_acl_conv_process24_0_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3(MULT,1589)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_a0 <= $unsigned(i_acl_46_conv_process40_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_0_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_s1;

    // redist54_sync_together719_aunroll_x_in_c0_eni9933_36_tpl_1(DELAY,1650)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together719_aunroll_x_in_c0_eni9933_36_tpl_1_q <= '0;
        end
        else
        begin
            redist54_sync_together719_aunroll_x_in_c0_eni9933_36_tpl_1_q <= $unsigned(in_c0_eni9933_36_tpl);
        end
    end

    // redist182_sync_together719_aunroll_x_in_c0_eni9933_164_tpl_1(DELAY,1778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_sync_together719_aunroll_x_in_c0_eni9933_164_tpl_1_q <= '0;
        end
        else
        begin
            redist182_sync_together719_aunroll_x_in_c0_eni9933_164_tpl_1_q <= $unsigned(in_c0_eni9933_164_tpl);
        end
    end

    // i_acl_conv_process24_16_x(MUX,38)@6
    assign i_acl_conv_process24_16_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_16_x_s or redist182_sync_together719_aunroll_x_in_c0_eni9933_164_tpl_1_q or redist54_sync_together719_aunroll_x_in_c0_eni9933_36_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_16_x_s)
            1'b0 : i_acl_conv_process24_16_x_q = redist182_sync_together719_aunroll_x_in_c0_eni9933_164_tpl_1_q;
            1'b1 : i_acl_conv_process24_16_x_q = redist54_sync_together719_aunroll_x_in_c0_eni9933_36_tpl_1_q;
            default : i_acl_conv_process24_16_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0(MULT,1586)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_a0 <= $unsigned(i_acl_45_conv_process38_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_16_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0(ADD,1594)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_o[16:0];

    // redist70_sync_together719_aunroll_x_in_c0_eni9933_52_tpl_1(DELAY,1666)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together719_aunroll_x_in_c0_eni9933_52_tpl_1_q <= '0;
        end
        else
        begin
            redist70_sync_together719_aunroll_x_in_c0_eni9933_52_tpl_1_q <= $unsigned(in_c0_eni9933_52_tpl);
        end
    end

    // redist198_sync_together719_aunroll_x_in_c0_eni9933_180_tpl_1(DELAY,1794)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_sync_together719_aunroll_x_in_c0_eni9933_180_tpl_1_q <= '0;
        end
        else
        begin
            redist198_sync_together719_aunroll_x_in_c0_eni9933_180_tpl_1_q <= $unsigned(in_c0_eni9933_180_tpl);
        end
    end

    // i_acl_conv_process24_32_x(MUX,54)@6
    assign i_acl_conv_process24_32_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_32_x_s or redist198_sync_together719_aunroll_x_in_c0_eni9933_180_tpl_1_q or redist70_sync_together719_aunroll_x_in_c0_eni9933_52_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_32_x_s)
            1'b0 : i_acl_conv_process24_32_x_q = redist198_sync_together719_aunroll_x_in_c0_eni9933_180_tpl_1_q;
            1'b1 : i_acl_conv_process24_32_x_q = redist70_sync_together719_aunroll_x_in_c0_eni9933_52_tpl_1_q;
            default : i_acl_conv_process24_32_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3(MULT,1580)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_a0 <= $unsigned(i_acl_44_conv_process36_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_32_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_s1;

    // redist86_sync_together719_aunroll_x_in_c0_eni9933_68_tpl_1(DELAY,1682)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together719_aunroll_x_in_c0_eni9933_68_tpl_1_q <= '0;
        end
        else
        begin
            redist86_sync_together719_aunroll_x_in_c0_eni9933_68_tpl_1_q <= $unsigned(in_c0_eni9933_68_tpl);
        end
    end

    // redist214_sync_together719_aunroll_x_in_c0_eni9933_196_tpl_1(DELAY,1810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_sync_together719_aunroll_x_in_c0_eni9933_196_tpl_1_q <= '0;
        end
        else
        begin
            redist214_sync_together719_aunroll_x_in_c0_eni9933_196_tpl_1_q <= $unsigned(in_c0_eni9933_196_tpl);
        end
    end

    // i_acl_conv_process24_48_x(MUX,70)@6
    assign i_acl_conv_process24_48_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_48_x_s or redist214_sync_together719_aunroll_x_in_c0_eni9933_196_tpl_1_q or redist86_sync_together719_aunroll_x_in_c0_eni9933_68_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_48_x_s)
            1'b0 : i_acl_conv_process24_48_x_q = redist214_sync_together719_aunroll_x_in_c0_eni9933_196_tpl_1_q;
            1'b1 : i_acl_conv_process24_48_x_q = redist86_sync_together719_aunroll_x_in_c0_eni9933_68_tpl_1_q;
            default : i_acl_conv_process24_48_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0(MULT,1577)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_a0 <= $unsigned(i_acl_43_conv_process34_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_48_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0(ADD,1585)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1(ADD,837)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_4_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_5_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_6_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_3_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_7_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_o[17:0];

    // redist102_sync_together719_aunroll_x_in_c0_eni9933_84_tpl_1(DELAY,1698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together719_aunroll_x_in_c0_eni9933_84_tpl_1_q <= '0;
        end
        else
        begin
            redist102_sync_together719_aunroll_x_in_c0_eni9933_84_tpl_1_q <= $unsigned(in_c0_eni9933_84_tpl);
        end
    end

    // redist230_sync_together719_aunroll_x_in_c0_eni9933_212_tpl_1(DELAY,1826)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist230_sync_together719_aunroll_x_in_c0_eni9933_212_tpl_1_q <= '0;
        end
        else
        begin
            redist230_sync_together719_aunroll_x_in_c0_eni9933_212_tpl_1_q <= $unsigned(in_c0_eni9933_212_tpl);
        end
    end

    // i_acl_conv_process24_64_x(MUX,86)@6
    assign i_acl_conv_process24_64_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_64_x_s or redist230_sync_together719_aunroll_x_in_c0_eni9933_212_tpl_1_q or redist102_sync_together719_aunroll_x_in_c0_eni9933_84_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_64_x_s)
            1'b0 : i_acl_conv_process24_64_x_q = redist230_sync_together719_aunroll_x_in_c0_eni9933_212_tpl_1_q;
            1'b1 : i_acl_conv_process24_64_x_q = redist102_sync_together719_aunroll_x_in_c0_eni9933_84_tpl_1_q;
            default : i_acl_conv_process24_64_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3(MULT,1571)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_a0 <= $unsigned(i_acl_42_conv_process32_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_64_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_s1;

    // redist118_sync_together719_aunroll_x_in_c0_eni9933_100_tpl_1(DELAY,1714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist118_sync_together719_aunroll_x_in_c0_eni9933_100_tpl_1_q <= '0;
        end
        else
        begin
            redist118_sync_together719_aunroll_x_in_c0_eni9933_100_tpl_1_q <= $unsigned(in_c0_eni9933_100_tpl);
        end
    end

    // redist246_sync_together719_aunroll_x_in_c0_eni9933_228_tpl_1(DELAY,1842)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist246_sync_together719_aunroll_x_in_c0_eni9933_228_tpl_1_q <= '0;
        end
        else
        begin
            redist246_sync_together719_aunroll_x_in_c0_eni9933_228_tpl_1_q <= $unsigned(in_c0_eni9933_228_tpl);
        end
    end

    // i_acl_conv_process24_80_x(MUX,102)@6
    assign i_acl_conv_process24_80_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_80_x_s or redist246_sync_together719_aunroll_x_in_c0_eni9933_228_tpl_1_q or redist118_sync_together719_aunroll_x_in_c0_eni9933_100_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_80_x_s)
            1'b0 : i_acl_conv_process24_80_x_q = redist246_sync_together719_aunroll_x_in_c0_eni9933_228_tpl_1_q;
            1'b1 : i_acl_conv_process24_80_x_q = redist118_sync_together719_aunroll_x_in_c0_eni9933_100_tpl_1_q;
            default : i_acl_conv_process24_80_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0(MULT,1568)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_a0 <= $unsigned(i_acl_41_conv_process30_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_80_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0(ADD,1576)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_o[16:0];

    // redist134_sync_together719_aunroll_x_in_c0_eni9933_116_tpl_1(DELAY,1730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together719_aunroll_x_in_c0_eni9933_116_tpl_1_q <= '0;
        end
        else
        begin
            redist134_sync_together719_aunroll_x_in_c0_eni9933_116_tpl_1_q <= $unsigned(in_c0_eni9933_116_tpl);
        end
    end

    // redist262_sync_together719_aunroll_x_in_c0_eni9933_244_tpl_1(DELAY,1858)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist262_sync_together719_aunroll_x_in_c0_eni9933_244_tpl_1_q <= '0;
        end
        else
        begin
            redist262_sync_together719_aunroll_x_in_c0_eni9933_244_tpl_1_q <= $unsigned(in_c0_eni9933_244_tpl);
        end
    end

    // i_acl_conv_process24_96_x(MUX,118)@6
    assign i_acl_conv_process24_96_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_96_x_s or redist262_sync_together719_aunroll_x_in_c0_eni9933_244_tpl_1_q or redist134_sync_together719_aunroll_x_in_c0_eni9933_116_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_96_x_s)
            1'b0 : i_acl_conv_process24_96_x_q = redist262_sync_together719_aunroll_x_in_c0_eni9933_244_tpl_1_q;
            1'b1 : i_acl_conv_process24_96_x_q = redist134_sync_together719_aunroll_x_in_c0_eni9933_116_tpl_1_q;
            default : i_acl_conv_process24_96_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3(MULT,1562)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_a0 <= $unsigned(i_acl_40_conv_process28_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_b0 <= $unsigned(i_acl_conv_process24_96_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_s1;

    // redist150_sync_together719_aunroll_x_in_c0_eni9933_132_tpl_1(DELAY,1746)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together719_aunroll_x_in_c0_eni9933_132_tpl_1_q <= '0;
        end
        else
        begin
            redist150_sync_together719_aunroll_x_in_c0_eni9933_132_tpl_1_q <= $unsigned(in_c0_eni9933_132_tpl);
        end
    end

    // redist278_sync_together719_aunroll_x_in_c0_eni9933_260_tpl_1(DELAY,1874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist278_sync_together719_aunroll_x_in_c0_eni9933_260_tpl_1_q <= '0;
        end
        else
        begin
            redist278_sync_together719_aunroll_x_in_c0_eni9933_260_tpl_1_q <= $unsigned(in_c0_eni9933_260_tpl);
        end
    end

    // i_acl_conv_process24_112_x(MUX,134)@6
    assign i_acl_conv_process24_112_x_s = i_llvm_fpga_ffwd_dest_i1_l_0_off0492157_conv_process23_out_dest_data_out_75_0;
    always @(i_acl_conv_process24_112_x_s or redist278_sync_together719_aunroll_x_in_c0_eni9933_260_tpl_1_q or redist150_sync_together719_aunroll_x_in_c0_eni9933_132_tpl_1_q)
    begin
        unique case (i_acl_conv_process24_112_x_s)
            1'b0 : i_acl_conv_process24_112_x_q = redist278_sync_together719_aunroll_x_in_c0_eni9933_260_tpl_1_q;
            1'b1 : i_acl_conv_process24_112_x_q = redist150_sync_together719_aunroll_x_in_c0_eni9933_132_tpl_1_q;
            default : i_acl_conv_process24_112_x_q = 8'b0;
        endcase
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0(MULT,1559)@6 + 2
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr = $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0) * $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= 8'b0;
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= 16'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_a0 <= $unsigned(i_acl_39_conv_process26_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_b0 <= $unsigned(i_acl_conv_process24_112_x_q);
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_pr);
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_s1;

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0(ADD,1567)@8 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q[15]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_im3_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= 17'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_o[16:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0(ADD,836)@9 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_0_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_0_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_1_x_merged_sums_result_add_0_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q[16]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_2_x_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_0_1_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vmul_3_x_merged_sums_result_add_0_0_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= 18'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_o[17:0];

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0(ADD,838)@10 + 1
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_0_q});
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b = $unsigned({{1{i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q[17]}}, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_1_1_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= 19'b0;
        end
        else
        begin
            i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o <= $unsigned($signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_a) + $signed(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_b));
        end
    end
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q = i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_o[18:0];

    // redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3(DELAY,1598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= '0;
            redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= '0;
        end
        else
        begin
            redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0 <= $unsigned(i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q);
            redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q <= redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_uint_out_extendPad_sel_x(BITSELECT,580)@13
    assign i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_uint_out_extendPad_sel_x_b = $unsigned({{13{redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18]}}, redist2_i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_dspb_native_dot_product_vadd_vunroll_x_re_add_2_0_q_3_q[18:0]});

    // i_dot_prod_add_conv_process206(ADD,691)@13
    assign i_dot_prod_add_conv_process206_a = {1'b0, i_llvm_fpga_dot_product_i32_i32_v8i8_v8i8_dot_prod_conv_process0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add_conv_process206_b = {1'b0, i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_o_readdata_0_tpl};
    assign i_dot_prod_add_conv_process206_o = $unsigned(i_dot_prod_add_conv_process206_a) + $unsigned(i_dot_prod_add_conv_process206_b);
    assign i_dot_prod_add_conv_process206_q = i_dot_prod_add_conv_process206_o[32:0];

    // bgTrunc_i_dot_prod_add_conv_process206_sel_x(BITSELECT,18)@13
    assign bgTrunc_i_dot_prod_add_conv_process206_sel_x_b = i_dot_prod_add_conv_process206_q[31:0];

    // i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x(BLACKBOX,601)@13
    // out out_memdep_36_conv_process_avm_address@20000000
    // out out_memdep_36_conv_process_avm_burstcount@20000000
    // out out_memdep_36_conv_process_avm_byteenable@20000000
    // out out_memdep_36_conv_process_avm_enable@20000000
    // out out_memdep_36_conv_process_avm_read@20000000
    // out out_memdep_36_conv_process_avm_write@20000000
    // out out_memdep_36_conv_process_avm_writedata@20000000
    // out out_o_stall@14
    // out out_o_valid@14
    // out out_o_writeack@14
    cnn_top_i_llvm_fpga_mem_memdep_36_conv_process0 thei_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x (
        .in_i_writedata_0_tpl(bgTrunc_i_dot_prod_add_conv_process206_sel_x_b),
        .in_i_writedata_1_tpl(bgTrunc_i_dot_prod_add338_conv_process239_sel_x_b),
        .in_i_writedata_2_tpl(bgTrunc_i_dot_prod_add356_conv_process271_sel_x_b),
        .in_i_writedata_3_tpl(bgTrunc_i_dot_prod_add374_conv_process303_sel_x_b),
        .in_i_writedata_4_tpl(bgTrunc_i_dot_prod_add392_conv_process335_sel_x_b),
        .in_i_writedata_5_tpl(bgTrunc_i_dot_prod_add410_conv_process367_sel_x_b),
        .in_i_writedata_6_tpl(bgTrunc_i_dot_prod_add428_conv_process399_sel_x_b),
        .in_i_writedata_7_tpl(bgTrunc_i_dot_prod_add446_conv_process431_sel_x_b),
        .in_i_writedata_8_tpl(bgTrunc_i_dot_prod_add464_conv_process463_sel_x_b),
        .in_i_writedata_9_tpl(bgTrunc_i_dot_prod_add482_conv_process495_sel_x_b),
        .in_i_writedata_10_tpl(bgTrunc_i_dot_prod_add500_conv_process527_sel_x_b),
        .in_i_writedata_11_tpl(bgTrunc_i_dot_prod_add518_conv_process559_sel_x_b),
        .in_i_writedata_12_tpl(bgTrunc_i_dot_prod_add536_conv_process591_sel_x_b),
        .in_i_writedata_13_tpl(bgTrunc_i_dot_prod_add554_conv_process623_sel_x_b),
        .in_i_writedata_14_tpl(bgTrunc_i_dot_prod_add572_conv_process655_sel_x_b),
        .in_i_writedata_15_tpl(bgTrunc_i_dot_prod_add590_conv_process687_sel_x_b),
        .in_flush(in_flush),
        .in_i_address(redist18_i_memcoalesce_bitcast_conv_process_fpgaunique_56_conv_process172_vt_join_q_4_outputreg0_q),
        .in_i_predicate(redist295_sync_together719_aunroll_x_in_c0_eni9933_277_tpl_8_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg15_q),
        .in_memdep_36_conv_process_avm_readdata(in_memdep_36_conv_process_avm_readdata),
        .in_memdep_36_conv_process_avm_readdatavalid(in_memdep_36_conv_process_avm_readdatavalid),
        .in_memdep_36_conv_process_avm_waitrequest(in_memdep_36_conv_process_avm_waitrequest),
        .in_memdep_36_conv_process_avm_writeack(in_memdep_36_conv_process_avm_writeack),
        .out_memdep_36_conv_process_avm_address(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_address),
        .out_memdep_36_conv_process_avm_burstcount(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_burstcount),
        .out_memdep_36_conv_process_avm_byteenable(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_byteenable),
        .out_memdep_36_conv_process_avm_enable(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_enable),
        .out_memdep_36_conv_process_avm_read(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_read),
        .out_memdep_36_conv_process_avm_write(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_write),
        .out_memdep_36_conv_process_avm_writedata(i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_writedata),
        .out_o_stall(),
        .out_o_valid(),
        .out_o_writeack(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_0_ext_sig_sync_out_x(GPOUT,21)
    assign out_memdep_36_conv_process_avm_address = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_address;
    assign out_memdep_36_conv_process_avm_enable = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_enable;
    assign out_memdep_36_conv_process_avm_read = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_read;
    assign out_memdep_36_conv_process_avm_write = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_write;
    assign out_memdep_36_conv_process_avm_writedata = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_writedata;
    assign out_memdep_36_conv_process_avm_byteenable = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_byteenable;
    assign out_memdep_36_conv_process_avm_burstcount = i_llvm_fpga_mem_memdep_36_conv_process689_aunroll_x_out_memdep_36_conv_process_avm_burstcount;

    // valid_fanout_reg0(REG,839)@12 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist297_sync_together719_aunroll_x_in_i_valid_7_q);
        end
    end

    // redist1_valid_fanout_reg0_q_1(DELAY,1597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_valid_fanout_reg0_q_1_q <= '0;
        end
        else
        begin
            redist1_valid_fanout_reg0_q_1_q <= $unsigned(valid_fanout_reg0_q);
        end
    end

    // sync_out_aunroll_x(GPOUT,626)@14
    assign out_o_valid = redist1_valid_fanout_reg0_q_1_q;
    assign out_unnamed_conv_process121_0_tpl = GND_q;
    assign out_unnamed_conv_process19 = GND_q;

    // ext_sig_sync_out(GPOUT,666)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address;
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable;
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read;
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write;
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata;
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable;
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount = i_llvm_fpga_mem_memcoalesce_load_conv_process_fpgaunique_238_conv_process173_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount;

endmodule
