// Seed: 2129707270
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0
);
  module_0(); id_2(
      1, id_0, 1, id_0 !== id_0, 1, id_0
  );
endmodule
module module_2 (
    input tri id_0,
    output wand id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8
    , id_20,
    output tri0 id_9,
    input tri id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    input supply1 id_14,
    inout wire id_15,
    input wor id_16,
    input supply1 id_17,
    input wire id_18
);
  xnor (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_20,
      id_3,
      id_4,
      id_5,
      id_7,
      id_8);
  module_0();
endmodule
