        0:0         TID   1 CPU   4(1) created
        0:0         TID   1 CPU   4(1) created
Threads: 2 Range: 99
Time: 41997.2 usecs
        9:0         TID   1 CPU   4(1) created
        9:1465568752859 TID   1 CPU   4(1) restarted on the same CPU
        9:1465568752859 TID   1 CPU   4(1) preempted
        9:1465568752859 TID   1 CPU   4(1) restarted on the same CPU
        9:1465568752859 TID   1 CPU   4(1) preempted
        9:1465568752859 TID   1 CPU   4(1) restarted on the same CPU
        9:1465568752859 TID   1 CPU   4(1) preempted
        9:1465568752859 TID   1 CPU   4(1) restarted on the same CPU
        9:1465568752859 TID   1 sleeping on 'cond var'
        9:1465568752859 TID   1 CPU   4(1) preempted
        9:1465568752859 TID   1 CPU   4(1) restarted on the same CPU
       50:1465568752899 TID   1 sleeping on 'cond var'
       50:1465568752899 TID   1 CPU   4(1) preempted
       50:1465568752899 TID   1 CPU   4(1) restarted on the same CPU
       50:1465568752899 TID   1 sleeping on 'cond var'
       50:1465568752899 TID   1 CPU   4(1) preempted
       50:1465568752899 TID   1 CPU   4(1) restarted on the same CPU
       50:1465568752899 TID   1 sleeping on 'cond var'
       50:1465568752899 TID   1 CPU   4(1) preempted
       50:1465568752899 TID   1 CPU   4(1) restarted on the same CPU
       50:1465568752899 TID   1 sleeping on 'shuttle'
       50:1465568752899 TID   1 CPU   4(1) preempted
       50:1465568752899 TID   1 CPU   4(1) restarted on the same CPU
       50:1465568752899 TID   1 sleeping on 'shuttle'
       50:1465568752899 TID   1 CPU   4(1) preempted
       50:1465568752899 TID   1 CPU   4(1) restarted on the same CPU
       50:1465568752899 TID   1 sleeping on 'cond var'
       50:1465568752899 TID   1 CPU   4(1) preempted
       50:1465568752899 TID   1 CPU   4(1) restarted on the same CPU
        9:1465568752859 TID   2  from-CPU 27(2) to-cpu 9(2) CPU migration
        9:1465568752859 TID   2 CPU   9(2) restarted on the same CPU
       39:1465568752889 TID   2 sleeping on 'cond var'
       39:1465568752889 TID   2 CPU   9(2) preempted
       50:1465568752899 TID   2 CPU   9(2) restarted on the same CPU
       50:1465568752899 TID   2 sleeping on 'cond var'
       50:1465568752899 TID   2 CPU   9(2) preempted
       50:1465568752899 TID   2 CPU   9(2) restarted on the same CPU
        9:0         TID   2 CPU  27(2) created
        9:1465568752859 TID   2 CPU  27(2) restarted on the same CPU
        9:1465568752859 TID   2 sleeping on 'cond var'
        9:1465568752859 TID   2 CPU  27(2) preempted

