<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mod4_A1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="JK_FF_NE.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="JK_FF_NE.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Mod4_A1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mod4_A1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Mod4_A1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mod4_A1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mod4_A1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mod4_A1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Mod4_A1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mod4_A1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Mod4_A1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Mod4_A1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Mod4_A1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mod4_A1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Mod4_A1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mod4_A1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mod4_A1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Mod4_A1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Mod4_A1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Mod4_A1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Mod4_A1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mod4_A1.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Mod4_A1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mod4_A1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mod4_A1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Mod4_A1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mod4_A1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mod4_A1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mod4_A1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Mod4_A1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Mod4_A1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Mod4_A1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mod4_A1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Mod4_A1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Mod4_A1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mod4_A1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd0.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd0.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd1.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd3.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd5.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd6.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fnd7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fnd7.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mod4_a1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mod4_a1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mod4_a1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637715951" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637715951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637718194" xil_pn:in_ck="-7278870618358314421" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-669952111223992109" xil_pn:start_ts="1637718190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JK_FF_NE.vf"/>
      <outfile xil_pn:name="Mod4_A1.vf"/>
      <outfile xil_pn:name="fnd0.vf"/>
      <outfile xil_pn:name="fnd1.vf"/>
      <outfile xil_pn:name="fnd2.vf"/>
      <outfile xil_pn:name="fnd3.vf"/>
      <outfile xil_pn:name="fnd4.vf"/>
      <outfile xil_pn:name="fnd5.vf"/>
      <outfile xil_pn:name="fnd6.vf"/>
      <outfile xil_pn:name="fnd7.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637715959" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1596356318810848362" xil_pn:start_ts="1637715959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637715959" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637715959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637715959" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6401062980592008171" xil_pn:start_ts="1637715959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637716103" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1637716103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637716103" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6900097469578678004" xil_pn:start_ts="1637716103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637718203" xil_pn:in_ck="1189954576755560343" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4456879147434119534" xil_pn:start_ts="1637718194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mod4_A1.jhd"/>
      <outfile xil_pn:name="Mod4_A1.lso"/>
      <outfile xil_pn:name="Mod4_A1.ngc"/>
      <outfile xil_pn:name="Mod4_A1.ngr"/>
      <outfile xil_pn:name="Mod4_A1.prj"/>
      <outfile xil_pn:name="Mod4_A1.stx"/>
      <outfile xil_pn:name="Mod4_A1.syr"/>
      <outfile xil_pn:name="Mod4_A1.xst"/>
      <outfile xil_pn:name="Mod4_A1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637716121" xil_pn:in_ck="123226238947989873" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981233852762087" xil_pn:start_ts="1637716121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637718210" xil_pn:in_ck="6277819764334937276" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1644542412354108971" xil_pn:start_ts="1637718204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A1.bld"/>
      <outfile xil_pn:name="Mod4_A1.ngd"/>
      <outfile xil_pn:name="Mod4_A1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637718218" xil_pn:in_ck="6328361870848664093" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1637718210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mod4_A1.pcf"/>
      <outfile xil_pn:name="Mod4_A1_map.map"/>
      <outfile xil_pn:name="Mod4_A1_map.mrp"/>
      <outfile xil_pn:name="Mod4_A1_map.ncd"/>
      <outfile xil_pn:name="Mod4_A1_map.ngm"/>
      <outfile xil_pn:name="Mod4_A1_map.xrpt"/>
      <outfile xil_pn:name="Mod4_A1_summary.xml"/>
      <outfile xil_pn:name="Mod4_A1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637718231" xil_pn:in_ck="-312409875212094826" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1637718218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A1.ncd"/>
      <outfile xil_pn:name="Mod4_A1.pad"/>
      <outfile xil_pn:name="Mod4_A1.par"/>
      <outfile xil_pn:name="Mod4_A1.ptwx"/>
      <outfile xil_pn:name="Mod4_A1.unroutes"/>
      <outfile xil_pn:name="Mod4_A1.xpi"/>
      <outfile xil_pn:name="Mod4_A1_pad.csv"/>
      <outfile xil_pn:name="Mod4_A1_pad.txt"/>
      <outfile xil_pn:name="Mod4_A1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637718242" xil_pn:in_ck="123226238947982248" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1637718233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A1.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mod4_a1.bgn"/>
      <outfile xil_pn:name="mod4_a1.bit"/>
      <outfile xil_pn:name="mod4_a1.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1637718248" xil_pn:in_ck="172236767728764338" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4500415081596399796" xil_pn:start_ts="1637718248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637718231" xil_pn:in_ck="-343196188963275751" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1637718225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mod4_A1.twr"/>
      <outfile xil_pn:name="Mod4_A1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
