
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354535000                       # Number of ticks simulated
final_tick                               2261607348500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              267957834                       # Simulator instruction rate (inst/s)
host_op_rate                                267949850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              805802117                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767948                       # Number of bytes of host memory used
host_seconds                                     0.44                       # Real time elapsed on the host
sim_insts                                   117888992                       # Number of instructions simulated
sim_ops                                     117888992                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       129664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        36928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        87552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       624064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1212096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       129664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        36928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        276288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       611264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          611264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    365729759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    632355057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    104158969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    246948820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    309408098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1760232417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3418833119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    365729759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    104158969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    309408098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        779296825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1724128788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1724128788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1724128788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    365729759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    632355057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    104158969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    246948820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    309408098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1760232417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5142961908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138941500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151201000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61959000     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.413511                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64907                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.924532                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.619100                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.794411                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048084                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921473                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130025                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130025                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30559                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56263                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56263                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56263                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56263                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61267                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61267                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61267                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61267                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085799                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085799                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076724                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076724                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081675                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081675                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081675                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081675                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3109                       # number of writebacks
system.cpu0.dcache.writebacks::total             3109                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338116                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.282144                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.616290                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.355670                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334660                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334660                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163607                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163607                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163607                       # number of overall hits
system.cpu0.icache.overall_hits::total         163607                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166089                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166089                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166089                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166089                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166089                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166089                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014944                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014944                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014944                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014944                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014944                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014944                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351584500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357370500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1019592000     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.270316                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.286524                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.983792                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170481                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722625                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893106                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu1.dcache.writebacks::total              957                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803971                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.388746                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.415226                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357107000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357271500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.127714                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.978393                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149321                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531208                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533453                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551056000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560489000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509964000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.814381                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.656844                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.157536                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335267                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621401                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956669                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8188                       # number of writebacks
system.cpu3.dcache.writebacks::total             8188                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871195                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.400011                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.471184                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401172                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598577                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20829                       # number of replacements
system.l2.tags.tagsinuse                  4006.869311                       # Cycle average of tags in use
system.l2.tags.total_refs                       18301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.878631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1863.443636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        47.057199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       118.687004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.111416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.175108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         9.808641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        16.935668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         5.750205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         6.516382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   394.721843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   258.141139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    47.517203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    90.324076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   449.852424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   691.827366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.454942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.011489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.028976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.096368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.063023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.022052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.109827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.168903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978240                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    440056                       # Number of tag accesses
system.l2.tags.data_accesses                   440056                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12255                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   819                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3705                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4141                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          692                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2557                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2971                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8665                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          456                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1207                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          692                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          782                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2557                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2971                       # number of overall hits
system.l2.overall_hits::total                    8665                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8747                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4317                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5877                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2026                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          577                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1714                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9753                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18941                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2026                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3503                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          577                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1368                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1714                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9753                       # number of overall misses
system.l2.overall_misses::total                 18941                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27606                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27606                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.782609                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.921769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.863422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.916897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914384                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.816277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.454689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.401311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.538145                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.605581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.540648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.589954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586644                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.816277                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.743737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.454689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.636279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.401311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.766504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686119                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.816277                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.743737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.454689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.636279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.401311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.766504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686119                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9551                       # number of writebacks
system.l2.writebacks::total                      9551                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10194                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9551                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7777                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              128                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8783                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8745                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10194                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1823360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1823440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1823440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36501                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33925                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8137                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28433                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4589                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62358                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301708                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165977                       # Number of instructions committed
system.switch_cpus0.committedOps               165977                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160171                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17158                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160171                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220890                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112936                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62622                       # number of memory refs
system.switch_cpus0.num_load_insts              34129                       # Number of load instructions
system.switch_cpus0.num_store_insts             28493                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230997.860360                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70710.139640                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234366                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765634                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22555                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95941     57.76%     59.49% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35089     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28773     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166089                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522807619                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655400898.132698                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867406720.867302                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191785                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808215                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522807505                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520453836.159635                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353668.840365                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523214698                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644450431.239684                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878764266.760315                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636442                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363558                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5214                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1488                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18549                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5880                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       521872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       205592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1344992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2933712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20829                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            77076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313807                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.750659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62519     81.11%     81.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8447     10.96%     92.07% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2857      3.71%     95.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2986      3.87%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    267      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77076                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026999                       # Number of seconds simulated
sim_ticks                                 26998794000                       # Number of ticks simulated
final_tick                               2288962668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6392311                       # Simulator instruction rate (inst/s)
host_op_rate                                  6392308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              998445017                       # Simulator tick rate (ticks/s)
host_mem_usage                                 771020                       # Number of bytes of host memory used
host_seconds                                    27.04                       # Real time elapsed on the host
sim_insts                                   172853329                       # Number of instructions simulated
sim_ops                                     172853329                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       129472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       232320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       534592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1165120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2125888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         9152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       129472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       534592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        688064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1810880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1810880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         8353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        18205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28295                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28295                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       338978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       474095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4795473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      8604829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     19800588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     43154520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       549950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1016934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78740110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       338978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4795473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     19800588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       549950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25484990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67072626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67072626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67072626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       338978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       474095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4795473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      8604829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     19800588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     43154520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       549950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1016934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           4741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145812735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1524                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     537     36.58%     36.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    115      7.83%     44.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     27      1.84%     46.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     46.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    788     53.68%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1468                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      537     44.12%     44.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     115      9.45%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      27      2.22%     55.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     537     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1217                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27122925000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8625000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1323000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               72670500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         27205708000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.681472                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.829019                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1184     85.73%     85.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                     56      4.06%     89.79% # number of callpals executed
system.cpu0.kern.callpal::rti                     141     10.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1381                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              143                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              348                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          474.720419                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              18235                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            52.399425                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   474.720419                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.927188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.927188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           138903                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          138903                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        42798                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          42798                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        23934                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         23934                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          965                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          965                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          824                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        66732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           66732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        66732                       # number of overall hits
system.cpu0.dcache.overall_hits::total          66732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          400                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           36                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           60                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          588                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           588                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          588                       # number of overall misses
system.cpu0.dcache.overall_misses::total          588                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        43198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        43198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        24122                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        24122                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        67320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        67320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        67320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        67320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009260                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009260                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007794                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007794                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.035964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.035964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067873                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067873                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008734                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008734                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008734                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008734                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          159                       # number of writebacks
system.cpu0.dcache.writebacks::total              159                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              617                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              91058                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           147.581848                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           439139                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          439139                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       218644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         218644                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       218644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          218644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       218644                       # number of overall hits
system.cpu0.icache.overall_hits::total         218644                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          617                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          617                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          617                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           617                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          617                       # number of overall misses
system.cpu0.icache.overall_misses::total          617                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       219261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       219261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       219261                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       219261                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       219261                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       219261                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002814                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002814                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002814                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002814                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002814                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002814                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          617                       # number of writebacks
system.cpu0.icache.writebacks::total              617                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1205                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     309     36.57%     36.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     27      3.20%     39.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     39.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    508     60.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 845                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      309     47.91%     47.91% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      27      4.19%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.16%     52.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     308     47.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  645                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             26094307000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1323000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               27139000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         26122933500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.606299                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.763314                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.56%      1.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.22%      1.89% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  769     85.54%     87.43% # number of callpals executed
system.cpu1.kern.callpal::rdps                     54      6.01%     93.44% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.11%     93.55% # number of callpals executed
system.cpu1.kern.callpal::rti                      48      5.34%     98.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.00%     99.89% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   899                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 29                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.034483                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.506024                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65251000     50.69%     50.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            63465000     49.31%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5390                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          494.149781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              93149                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5390                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.281818                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   494.149781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.965136                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965136                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           228655                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          228655                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        61385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          61385                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        43240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         43240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          619                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          619                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          690                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       104625                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          104625                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       104625                       # number of overall hits
system.cpu1.dcache.overall_hits::total         104625                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3275                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3275                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2213                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           36                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5488                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5488                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5488                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5488                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        64660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        64660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        45453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        45453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       110113                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       110113                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       110113                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       110113                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.050650                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050650                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.048688                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.048688                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.149725                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.149725                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049587                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049587                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.049840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.049840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.049840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.049840                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3196                       # number of writebacks
system.cpu1.dcache.writebacks::total             3196                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3040                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999528                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             465576                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3040                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.150000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.002673                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.996856                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           612778                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          612778                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       301826                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         301826                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       301826                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          301826                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       301826                       # number of overall hits
system.cpu1.icache.overall_hits::total         301826                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3042                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3042                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3042                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3042                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3042                       # number of overall misses
system.cpu1.icache.overall_misses::total         3042                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       304868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       304868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       304868                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       304868                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       304868                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       304868                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009978                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009978                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009978                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009978                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009978                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009978                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3040                       # number of writebacks
system.cpu1.icache.writebacks::total             3040                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      80                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     50199                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1297     36.56%     36.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     25      0.70%     37.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     27      0.76%     38.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.03%     38.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2198     61.95%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3548                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1295     49.02%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      25      0.95%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      27      1.02%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.04%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1294     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2642                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             26992358500     99.22%     99.22% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1787500      0.01%     99.22% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1323000      0.00%     99.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     99.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              210157000      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27205738000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998458                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.588717                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.744645                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                        64     73.56%     73.56% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      6.90%     80.46% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      2.30%     82.76% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      4.60%     87.36% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.15%     88.51% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.15%     89.66% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.15%     90.80% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.15%     91.95% # number of syscalls executed
system.cpu2.kern.syscall::71                        3      3.45%     95.40% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      1.15%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.15%     97.70% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.15%     98.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    87                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  129      0.26%      0.27% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.28% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3199      6.53%      6.81% # number of callpals executed
system.cpu2.kern.callpal::rdps                    173      0.35%      7.16% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      7.16% # number of callpals executed
system.cpu2.kern.callpal::rti                     296      0.60%      7.77% # number of callpals executed
system.cpu2.kern.callpal::callsys                 102      0.21%      7.98% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      7.98% # number of callpals executed
system.cpu2.kern.callpal::rdunique              45101     92.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 49013                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              424                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                270                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                269                      
system.cpu2.kern.mode_good::user                  270                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.634434                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.776657                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1843698500      6.59%      6.59% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         26140650500     93.41%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     129                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            50699                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.839872                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15083624                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            50699                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           297.513245                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.172743                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.667129                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.002291                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.993490                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          361                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30325756                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30325756                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10510429                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10510429                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4550650                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4550650                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12179                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12179                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12719                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12719                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15061079                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15061079                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15061079                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15061079                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        23939                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        23939                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        26704                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        26704                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          621                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          621                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           65                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        50643                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50643                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        50643                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50643                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10534368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10534368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4577354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4577354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12784                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12784                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15111722                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15111722                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15111722                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15111722                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.002272                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002272                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005834                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005834                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.048516                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.048516                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005084                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005084                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003351                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003351                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003351                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003351                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        33215                       # number of writebacks
system.cpu2.dcache.writebacks::total            33215                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           196417                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           53014411                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196417                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           269.907447                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     2.236372                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.763628                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.004368                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995632                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        107418923                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       107418923                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     53414836                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       53414836                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     53414836                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        53414836                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     53414836                       # number of overall hits
system.cpu2.icache.overall_hits::total       53414836                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       196417                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       196417                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       196417                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        196417                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       196417                       # number of overall misses
system.cpu2.icache.overall_misses::total       196417                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     53611253                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     53611253                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     53611253                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     53611253                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     53611253                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     53611253                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003664                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003664                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003664                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003664                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003664                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003664                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       196417                       # number of writebacks
system.cpu2.icache.writebacks::total           196417                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       655                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     185     31.20%     31.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     27      4.55%     35.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.51%     36.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    378     63.74%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 593                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      185     46.37%     46.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      27      6.77%     53.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.75%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     184     46.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  399                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             26308850000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1323000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               19047000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         26329571500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.486772                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.672850                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.48%      0.48% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  535     85.74%     86.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                     57      9.13%     95.35% # number of callpals executed
system.cpu3.kern.callpal::rti                      29      4.65%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   624                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              751                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          450.210550                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4801                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              751                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.392810                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   450.210550                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.879317                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.879317                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            47699                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           47699                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        13380                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          13380                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         8604                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          8604                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          124                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          124                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          118                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          118                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        21984                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           21984                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        21984                       # number of overall hits
system.cpu3.dcache.overall_hits::total          21984                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          731                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          731                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          316                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           32                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1047                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1047                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1047                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1047                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        14111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        14111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         8920                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         8920                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        23031                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        23031                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        23031                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        23031                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.051804                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.051804                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.035426                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.035426                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.220126                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.220126                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.213333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.213333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.045460                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.045460                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.045460                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.045460                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          348                       # number of writebacks
system.cpu3.dcache.writebacks::total              348                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1245                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              66412                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1245                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            53.342972                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           138515                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          138515                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        67390                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          67390                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        67390                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           67390                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        67390                       # number of overall hits
system.cpu3.icache.overall_hits::total          67390                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1245                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1245                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1245                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1245                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1245                       # number of overall misses
system.cpu3.icache.overall_misses::total         1245                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        68635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        68635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        68635                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        68635                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        68635                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        68635                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.018139                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.018139                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.018139                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.018139                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.018139                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.018139                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1245                       # number of writebacks
system.cpu3.icache.writebacks::total             1245                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  993                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 993                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16571                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16571                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1000859                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                15595                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15595                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140355                       # Number of tag accesses
system.iocache.tags.data_accesses              140355                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     38933                       # number of replacements
system.l2.tags.tagsinuse                  3963.679672                       # Cycle average of tags in use
system.l2.tags.total_refs                      414639                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.650065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1130.579646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.025513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.010181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.999486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.016232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         5.158583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         3.179406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.704491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         3.998413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    29.559117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    46.780353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    78.296696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    52.038284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1078.245586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1449.538171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    49.129643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    32.419871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.276020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.011421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.019115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.012705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.263244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.353891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.011995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4028657                       # Number of tag accesses
system.l2.tags.data_accesses                  4028657                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        36918                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36918                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       185754                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           185754                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        18622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18826                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       188064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             190570                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        13648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15432                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       188064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          385                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224828                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          474                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          165                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1019                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1438                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       188064                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32270                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1013                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          385                       # number of overall hits
system.l2.overall_hits::total                  224828                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          111                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                182                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               68                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           38                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10102                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         8353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10751                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        10299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12381                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         8353                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        18221                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          232                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          430                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33234                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          143                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          200                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2023                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3632                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         8353                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        18221                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          232                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          430                       # number of overall misses
system.l2.overall_misses::total                 33234                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        36918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       185754                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       185754                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              206                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        26544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             28928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3042                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       196417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         201321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        23947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       196417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        50491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               258062                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       196417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        50491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              258062                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.932773                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.548387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883495                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.945946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.871795                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.791667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.920266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.298448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.886463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349212                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.231767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.665023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.042527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.186345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.053402                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.511041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.571380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.430075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.387372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.445152                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.231767                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.547945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.665023                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.716371                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.042527                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.360876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.186345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.527607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128783                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.231767                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.547945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.665023                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.716371                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.042527                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.360876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.186345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.527607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128783                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12743                       # number of writebacks
system.l2.writebacks::total                     12743                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 950                       # Transaction distribution
system.membus.trans_dist::ReadResp              24125                       # Transaction distribution
system.membus.trans_dist::WriteReq               1019                       # Transaction distribution
system.membus.trans_dist::WriteResp              1019                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28295                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16540                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              385                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            183                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             269                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10186                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23175                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        15552                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        96651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       100589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 147333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       998080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       998080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2941312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2946499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3944579                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             96326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   96326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               96326                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               44656                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              25609                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               70265                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              24431                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          24431                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                54411494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             219261                       # Number of instructions committed
system.switch_cpus0.committedOps               219261                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       210513                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              17119                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        14758                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              210513                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       273329                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       163913                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                70523                       # number of memory refs
system.switch_cpus0.num_load_insts              44886                       # Number of load instructions
system.switch_cpus0.num_store_insts             25637                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      54190583.541222                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      220910.458778                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004060                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995940                       # Percentage of idle cycles
system.switch_cpus0.Branches                    35147                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          954      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           137319     62.63%     63.06% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             338      0.15%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.22% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           47802     21.80%     85.02% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          25691     11.72%     96.74% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          7157      3.26%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            219261                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               65258                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           28572                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              46186                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16469                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              111444                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           45041                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             137100                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         137221                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                52245448                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             304711                       # Number of instructions committed
system.switch_cpus1.committedOps               304711                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       294455                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           349                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               8495                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        31317                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              294455                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  349                       # number of float instructions
system.switch_cpus1.num_int_register_reads       403276                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       213635                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               111802                       # number of memory refs
system.switch_cpus1.num_load_insts              65517                       # Number of load instructions
system.switch_cpus1.num_store_insts             46285                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      51950382.522873                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      295065.477127                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.005648                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.994352                       # Percentage of idle cycles
system.switch_cpus1.Branches                    42719                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4838      1.59%      1.59% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           180269     59.13%     60.72% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             329      0.11%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.84% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           66721     21.89%     82.73% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          46566     15.27%     98.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6096      2.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            304868                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            10501207                       # DTB read hits
system.switch_cpus2.dtb.read_misses               605                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        10258798                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4590474                       # DTB write hits
system.switch_cpus2.dtb.write_misses              163                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        4424059                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            15091681                       # DTB hits
system.switch_cpus2.dtb.data_misses               768                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        14682857                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           52329557                       # ITB hits
system.switch_cpus2.itb.fetch_misses              344                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       52329901                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                54411567                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           53610464                       # Number of instructions committed
system.switch_cpus2.committedOps             53610464                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     51310137                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        281097                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             751453                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6848276                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            51310137                       # number of integer instructions
system.switch_cpus2.num_fp_insts               281097                       # number of float instructions
system.switch_cpus2.num_int_register_reads     71983072                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     39369626                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       267423                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       177204                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             15139110                       # number of memory refs
system.switch_cpus2.num_load_insts           10548044                       # Number of load instructions
system.switch_cpus2.num_store_insts           4591066                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      389026.498539                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      54022540.501461                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.992850                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.007150                       # Percentage of idle cycles
system.switch_cpus2.Branches                  8949732                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       891316      1.66%      1.66% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         37339195     69.65%     71.31% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           27698      0.05%     71.36% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          65974      0.12%     71.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          57311      0.11%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        10565239     19.71%     91.30% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4591464      8.56%     99.86% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         73049      0.14%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          53611253                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               14257                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              18                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               9108                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               23365                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              18                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7498                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           7498                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                52659175                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              68633                       # Number of instructions committed
system.switch_cpus3.committedOps                68633                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        65918                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2816                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         5539                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               65918                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        90434                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        50463                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                23422                       # number of memory refs
system.switch_cpus3.num_load_insts              14276                       # Number of load instructions
system.switch_cpus3.num_store_insts              9146                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      52592272.430530                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      66902.569470                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001270                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998730                       # Percentage of idle cycles
system.switch_cpus3.Branches                     9600                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          465      0.68%      0.68% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            41534     60.51%     61.19% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             207      0.30%     61.49% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.02%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           14583     21.25%     82.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           9152     13.33%     96.09% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          2683      3.91%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             68635                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       518588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       249649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        32148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11388                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2678                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                950                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            231417                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1019                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       185754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14036                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        201321                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29146                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       575529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       149593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                760808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        57344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        44709                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       332416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       558120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     24263168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5400698                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       119872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        87740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30864067                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           70123                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           590680                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.556546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 534084     90.42%     90.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  34695      5.87%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7495      1.27%     97.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  13921      2.36%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    485      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             590680                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106754                       # Number of seconds simulated
sim_ticks                                106753792500                       # Number of ticks simulated
final_tick                               2395716460500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2714537                       # Simulator instruction rate (inst/s)
host_op_rate                                  2714537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              282255362                       # Simulator tick rate (ticks/s)
host_mem_usage                                 771020                       # Number of bytes of host memory used
host_seconds                                   378.22                       # Real time elapsed on the host
sim_insts                                  1026684079                       # Number of instructions simulated
sim_ops                                    1026684079                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        83264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        78208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       185216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        66880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             520576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         6208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        62080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       180480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          180480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         1301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2820                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2820                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        58153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       779963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        41966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       732602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       581525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1734983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       320738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       626488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4876417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        58153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        41966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       581525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       320738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1002381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1690619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1690619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1690619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        58153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       779963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        41966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       732602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       581525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1734983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       320738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       626488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6567036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1826541                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  607782     49.95%     49.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     37      0.00%     49.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    110      0.01%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     10      0.00%     49.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 608747     50.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             1216686                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   607782     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      37      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     110      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      10      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  607777     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              1215716                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             91154429000     85.39%     85.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2775000      0.00%     85.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                5390000      0.01%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1312000      0.00%     85.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15589736500     14.60%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        106753642500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.998407                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.999203                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                607201                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl               609171     33.35%     33.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                    221      0.01%     33.37% # number of callpals executed
system.cpu0.kern.callpal::rti                  607360     33.26%     66.62% # number of callpals executed
system.cpu0.kern.callpal::callsys              607202     33.25%     99.87% # number of callpals executed
system.cpu0.kern.callpal::rdunique               2403      0.13%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1826359                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           607359                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             607273                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             607273                      
system.cpu0.kern.mode_good::user               607273                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999858                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999929                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       81199549500     60.61%     60.61% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         52781890000     39.39%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       1                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           368995                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.900025                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12182384                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           368995                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            33.015038                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.900025                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.990039                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990039                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        136373012                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       136373012                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     40218177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40218177                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     27412113                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27412113                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          771                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          771                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          812                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          812                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     67630290                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67630290                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     67630290                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67630290                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356342                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13200                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          234                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       369542                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        369542                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       369542                       # number of overall misses
system.cpu0.dcache.overall_misses::total       369542                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     40574519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     40574519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     27425313                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27425313                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          965                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          965                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     67999832                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     67999832                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     67999832                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     67999832                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008782                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008782                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000481                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.232836                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.232836                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.158549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.158549                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005434                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21231                       # number of writebacks
system.cpu0.dcache.writebacks::total            21231                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3409                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           57181864                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3409                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16773.794075                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        427018561                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       427018561                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    213504167                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      213504167                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    213504167                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       213504167                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    213504167                       # number of overall hits
system.cpu0.icache.overall_hits::total      213504167                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3409                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3409                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3409                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3409                       # number of overall misses
system.cpu0.icache.overall_misses::total         3409                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    213507576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    213507576                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    213507576                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    213507576                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    213507576                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    213507576                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000016                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000016                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3409                       # number of writebacks
system.cpu0.icache.writebacks::total             3409                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1826036                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  607659     49.96%     49.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    110      0.01%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      8      0.00%     49.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 608398     50.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             1216175                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   607659     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     110      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       8      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  607652     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              1215429                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             92054412000     85.55%     85.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                5390000      0.01%     85.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1251000      0.00%     85.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            15546956500     14.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        107608009500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.998774                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.999387                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                607201                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                    2      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl               608736     33.34%     33.34% # number of callpals executed
system.cpu1.kern.callpal::rdps                    220      0.01%     33.35% # number of callpals executed
system.cpu1.kern.callpal::rti                  607321     33.26%     66.61% # number of callpals executed
system.cpu1.kern.callpal::callsys              607202     33.26%     99.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique               2403      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1825884                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           607316                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             607272                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  7                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             607273                      
system.cpu1.kern.mode_good::user               607272                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.999929                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.142857                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999960                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       53918639500     40.36%     40.36% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         52786441000     39.51%     79.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         26897084500     20.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           409724                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          453.444317                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49884721                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           409724                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           121.752011                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   453.444317                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.885633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.885633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        136343144                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       136343144                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     40162393                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40162393                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     27393005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      27393005                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          273                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          363                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          363                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     67555398                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67555398                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     67555398                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67555398                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       390516                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       390516                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        19692                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19692                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           45                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       410208                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        410208                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       410208                       # number of overall misses
system.cpu1.dcache.overall_misses::total       410208                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     40552909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40552909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     27412697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27412697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          408                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          408                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     67965606                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     67965606                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     67965606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     67965606                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009630                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000718                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000718                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.332518                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332518                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.110294                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.110294                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006036                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006036                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        70003                       # number of writebacks
system.cpu1.dcache.writebacks::total            70003                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2586                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           65786111                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2586                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         25439.331400                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        426828290                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       426828290                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    213410266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      213410266                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    213410266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       213410266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    213410266                       # number of overall hits
system.cpu1.icache.overall_hits::total      213410266                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2586                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2586                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2586                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2586                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2586                       # number of overall misses
system.cpu1.icache.overall_misses::total         2586                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    213412852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    213412852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    213412852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    213412852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    213412852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    213412852                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2586                       # number of writebacks
system.cpu1.icache.writebacks::total             2586                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1826434                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  607749     49.96%     49.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    110      0.01%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      8      0.00%     49.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 608497     50.03%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1216364                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   607749     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     110      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       8      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  607745     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1215612                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             91185784500     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                5390000      0.01%     85.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1021000      0.00%     85.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            15561260500     14.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        106753456000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.998764                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.999382                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        4      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                607209                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   15      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   17      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl               608911     33.34%     33.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                    224      0.01%     33.36% # number of callpals executed
system.cpu2.kern.callpal::rti                  607337     33.26%     66.62% # number of callpals executed
system.cpu2.kern.callpal::callsys              607216     33.25%     99.87% # number of callpals executed
system.cpu2.kern.callpal::rdunique               2447      0.13%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1826167                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           607354                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             607288                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             607288                      
system.cpu2.kern.mode_good::user               607288                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999891                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999946                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       53964907500     50.55%     50.55% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         52788548500     49.45%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      17                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           451718                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.273044                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           42358029                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           451718                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            93.770957                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.273044                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.988815                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988815                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        136444933                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       136444933                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     40128079                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       40128079                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     27414094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27414094                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          682                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          747                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          747                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     67542173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        67542173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     67542173                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67542173                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       438493                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       438493                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        13936                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        13936                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          132                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           67                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       452429                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        452429                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       452429                       # number of overall misses
system.cpu2.dcache.overall_misses::total       452429                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     40566572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     40566572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     27428030                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27428030                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          814                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          814                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     67994602                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     67994602                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     67994602                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     67994602                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010809                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010809                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000508                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000508                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.162162                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.162162                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.082310                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.082310                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006654                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006654                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006654                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006654                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       102326                       # number of writebacks
system.cpu2.dcache.writebacks::total           102326                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5065                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          100556540                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5065                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         19853.216190                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        426997601                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       426997601                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    213491203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      213491203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    213491203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       213491203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    213491203                       # number of overall hits
system.cpu2.icache.overall_hits::total      213491203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         5065                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5065                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         5065                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5065                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         5065                       # number of overall misses
system.cpu2.icache.overall_misses::total         5065                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    213496268                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    213496268                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    213496268                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    213496268                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    213496268                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    213496268                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000024                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000024                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         5065                       # number of writebacks
system.cpu2.icache.writebacks::total             5065                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1826137                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  607674     49.96%     49.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    110      0.01%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      8      0.00%     49.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 608433     50.03%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1216225                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   607674     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     110      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       8      0.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  607675     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              1215467                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             92035544500     85.54%     85.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                5390000      0.01%     85.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 817000      0.00%     85.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            15548815500     14.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        107590567000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.998754                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.999377                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu3.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                607201                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   11      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                    5      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl               608790     33.34%     33.34% # number of callpals executed
system.cpu3.kern.callpal::rdps                    223      0.01%     33.35% # number of callpals executed
system.cpu3.kern.callpal::rti                  607320     33.26%     66.61% # number of callpals executed
system.cpu3.kern.callpal::callsys              607202     33.25%     99.87% # number of callpals executed
system.cpu3.kern.callpal::rdunique               2403      0.13%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1825954                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           607325                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             607280                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             607280                      
system.cpu3.kern.mode_good::user               607280                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999926                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999963                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       81202201000     60.61%     60.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         52782640500     39.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       5                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           437467                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          484.244192                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           61507081                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           437467                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           140.598219                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   484.244192                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.945789                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.945789                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        136370996                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       136370996                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     40135834                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       40135834                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     27392080                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      27392080                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          291                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          405                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          405                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     67527914                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        67527914                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     67527914                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67527914                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       417520                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       417520                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        20236                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        20236                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          161                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       437756                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        437756                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       437756                       # number of overall misses
system.cpu3.dcache.overall_misses::total       437756                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     40553354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     40553354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     27412316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27412316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     67965670                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     67965670                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     67965670                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     67965670                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010296                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010296                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000738                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000738                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.356195                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.356195                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.097996                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.097996                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006441                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006441                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006441                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006441                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26691                       # number of writebacks
system.cpu3.dcache.writebacks::total            26691                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2867                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           65861260                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2867                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         22972.186955                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        426831373                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       426831373                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    213411386                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      213411386                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    213411386                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       213411386                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    213411386                       # number of overall hits
system.cpu3.icache.overall_hits::total      213411386                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2867                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2867                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2867                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2867                       # number of overall misses
system.cpu3.icache.overall_misses::total         2867                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    213414253                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    213414253                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    213414253                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    213414253                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    213414253                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    213414253                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         2867                       # number of writebacks
system.cpu3.icache.writebacks::total             2867                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  231                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 231                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 647                       # Transaction distribution
system.iobus.trans_dist::WriteResp                647                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4854                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     4854                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      9538                       # number of replacements
system.l2.tags.tagsinuse                  3875.336717                       # Cycle average of tags in use
system.l2.tags.total_refs                      245312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.719438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1341.629910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.000006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.999804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.000034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.521919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   411.919355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    11.972664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   353.216716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   471.077729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   719.168471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   115.871524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   423.958585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.327546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.100566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.086235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.115009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.175578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.028289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.103506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946127                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967529                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26176301                       # Number of tag accesses
system.l2.tags.data_accesses                 26176301                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       220251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           220251                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5006                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5006                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   49                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        12166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        18981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        12352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        19924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 63423                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         4095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12255                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       355243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       389460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       436517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       416447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1597667                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       367409                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2516                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       408441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         4095                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       448869                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       436371                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1673345                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3312                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       367409                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2516                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       408441                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         4095                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       448869                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2332                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       436371                       # number of overall hits
system.l2.overall_hits::total                 1673345                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          243                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                306                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         1383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2062                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1672                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4402                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1222                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          970                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1045                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8136                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           97                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1301                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           70                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1222                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          970                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2896                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          535                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1045                       # number of overall misses
system.l2.overall_misses::total                  8136                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       220251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       220251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5006                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5006                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          282                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              355                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        12393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        19302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        13735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        20055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         5065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         2867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       356317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       390361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       438030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       417361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1602069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       368710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       409663                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         5065                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       451765                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       437416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1681481                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       368710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       409663                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         5065                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       451765                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       437416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1681481                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.861702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.758621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.861972                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.911111                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.018317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.016630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.100692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.006532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.031488                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.028454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.027069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.191510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.186606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.120055                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.003014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.002308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.003454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.002190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002748                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.028454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.003529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.027069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.002983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.191510                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.006410                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.186606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.002389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004839                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.028454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.003529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.027069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.002983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.191510                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.006410                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.186606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.002389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004839                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2820                       # number of writebacks
system.l2.writebacks::total                      2820                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 231                       # Transaction distribution
system.membus.trans_dist::ReadResp               6305                       # Transaction distribution
system.membus.trans_dist::WriteReq                647                       # Transaction distribution
system.membus.trans_dist::WriteResp               647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2820                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              518                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            305                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             349                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3074                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2060                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6074                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        27090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       701056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       705910                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  705910                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             19485                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   19485    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               19485                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            40573267                       # DTB read hits
system.switch_cpus0.dtb.read_misses                16                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        15010397                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           28033788                       # DTB write hits
system.switch_cpus0.dtb.write_misses                2                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        5734562                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            68607055                       # DTB hits
system.switch_cpus0.dtb.data_misses                18                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        20744959                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          128061415                       # ITB hits
system.switch_cpus0.itb.fetch_misses                9                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      128061424                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               213507585                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          213507558                       # Number of instructions committed
system.switch_cpus0.committedOps            213507558                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    171058052                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      45477100                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            6534679                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     12475303                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           171058052                       # number of integer instructions
system.switch_cpus0.num_fp_insts             45477100                       # number of float instructions
system.switch_cpus0.num_int_register_reads    273581199                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    121620712                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     52679853                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     36765344                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             68609683                       # number of memory refs
system.switch_cpus0.num_load_insts           40575771                       # Number of load instructions
system.switch_cpus0.num_store_insts          28033912                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles         213507585                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                 22093310                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      9474383      4.44%      4.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         93193000     43.65%     48.09% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1044      0.00%     48.09% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     48.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       18175707      8.51%     56.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        2289300      1.07%     57.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        2611503      1.22%     58.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       7019800      3.29%     62.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         477901      0.22%     62.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        102400      0.05%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.45% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        40578108     19.01%     81.46% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       28034140     13.13%     94.59% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      11550290      5.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         213507576                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            40550899                       # DTB read hits
system.switch_cpus1.dtb.read_misses                22                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        15011510                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           28020421                       # DTB write hits
system.switch_cpus1.dtb.write_misses                3                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        5734563                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            68571320                       # DTB hits
system.switch_cpus1.dtb.data_misses                25                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        20746073                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          128062926                       # ITB hits
system.switch_cpus1.itb.fetch_misses                9                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      128062935                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               215216085                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          213412827                       # Number of instructions committed
system.switch_cpus1.committedOps            213412827                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    170962932                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      45482073                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            6526817                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     12468565                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           170962932                       # number of integer instructions
system.switch_cpus1.num_fp_insts             45482073                       # number of float instructions
system.switch_cpus1.num_int_register_reads    273465377                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    121547023                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     52687087                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     36770478                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             68573888                       # number of memory refs
system.switch_cpus1.num_load_insts           40553340                       # Number of load instructions
system.switch_cpus1.num_store_insts          28020548                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      95488.036935                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      215120596.963065                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999556                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000444                       # Percentage of idle cycles
system.switch_cpus1.Branches                 22077953                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      9474182      4.44%      4.44% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         93134770     43.64%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             796      0.00%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       18177309      8.52%     56.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        2289100      1.07%     57.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        2611703      1.22%     58.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       7021800      3.29%     62.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         478101      0.22%     62.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        102400      0.05%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        40554154     19.00%     81.46% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       28020550     13.13%     94.59% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      11547987      5.41%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         213412852                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            40564796                       # DTB read hits
system.switch_cpus2.dtb.read_misses                83                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        15011537                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           28036130                       # DTB write hits
system.switch_cpus2.dtb.write_misses               25                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        5735360                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            68600926                       # DTB hits
system.switch_cpus2.dtb.data_misses               108                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        20746897                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          128070596                       # ITB hits
system.switch_cpus2.itb.fetch_misses               43                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      128070639                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               213507587                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          213496160                       # Number of instructions committed
system.switch_cpus2.committedOps            213496160                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    171041661                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      45480832                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            6529359                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     12477552                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           171041661                       # number of integer instructions
system.switch_cpus2.num_fp_insts             45480832                       # number of float instructions
system.switch_cpus2.num_int_register_reads    273572425                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    121601054                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     52685449                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     36768752                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             68603806                       # number of memory refs
system.switch_cpus2.num_load_insts           40567469                       # Number of load instructions
system.switch_cpus2.num_store_insts          28036337                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      11276.000106                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      213496310.999894                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999947                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000053                       # Percentage of idle cycles
system.switch_cpus2.Branches                 22090947                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      9476661      4.44%      4.44% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         93183241     43.65%     48.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             957      0.00%     48.09% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     48.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       18177352      8.51%     56.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        2289200      1.07%     57.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2611603      1.22%     58.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       7020800      3.29%     62.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         478001      0.22%     62.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        102400      0.05%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        40569569     19.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       28036383     13.13%     94.59% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      11550101      5.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         213496268                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            40551360                       # DTB read hits
system.switch_cpus3.dtb.read_misses                45                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        15009862                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           28020070                       # DTB write hits
system.switch_cpus3.dtb.write_misses                3                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        5734563                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            68571430                       # DTB hits
system.switch_cpus3.dtb.data_misses                48                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        20744425                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          128055893                       # ITB hits
system.switch_cpus3.itb.fetch_misses               20                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      128055913                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               215181195                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          213414205                       # Number of instructions committed
system.switch_cpus3.committedOps            213414205                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    170967599                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      45475285                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            6527169                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     12470045                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           170967599                       # number of integer instructions
system.switch_cpus3.num_fp_insts             45475285                       # number of float instructions
system.switch_cpus3.num_int_register_reads    273462928                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    121552357                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     52677086                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     36763578                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             68574065                       # number of memory refs
system.switch_cpus3.num_load_insts           40553851                       # Number of load instructions
system.switch_cpus3.num_store_insts          28020214                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      94044.449424                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      215087150.550576                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.999563                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.000437                       # Percentage of idle cycles
system.switch_cpus3.Branches                 22080451                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      9474170      4.44%      4.44% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         93139578     43.64%     48.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             807      0.00%     48.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     48.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       18173312      8.52%     56.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        2289200      1.07%     57.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        2611603      1.22%     58.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult       7020800      3.29%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         478001      0.22%     62.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        102400      0.05%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        40555628     19.00%     81.46% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       28020237     13.13%     94.59% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      11548517      5.41%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         213414253                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3366665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1587041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       199598                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2914                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          793                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                231                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1617692                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               647                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       220251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5006                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1355493                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             565                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1603534                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1084929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1210378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1334951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1289056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4952174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       293312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     25002750                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       193216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30740208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       497344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     35508184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       227840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     29731888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              122194742                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9538                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3377081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.655290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3168242     93.82%     93.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13453      0.40%     94.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46902      1.39%     95.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 148009      4.38%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    474      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3377081                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011939                       # Number of seconds simulated
sim_ticks                                 11939002500                       # Number of ticks simulated
final_tick                               2407655463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              101803561                       # Simulator instruction rate (inst/s)
host_op_rate                                101803436                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1156702588                       # Simulator tick rate (ticks/s)
host_mem_usage                                 771020                       # Number of bytes of host memory used
host_seconds                                    10.32                       # Real time elapsed on the host
sim_insts                                  1050771596                       # Number of instructions simulated
sim_ops                                    1050771596                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       116800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       627776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       321984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       479616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        89280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1672064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       116800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       321984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        473920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       710016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          710016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         7494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9783062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     52581947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        48245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       123293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26969087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     40172200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2894714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      7478012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             140050561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9783062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        48245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26969087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2894714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39695109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        59470295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59470295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        59470295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9783062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     52581947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        48245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       123293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26969087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     40172200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2894714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      7478012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199520856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2134                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     588     42.09%     42.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      6.59%     48.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     12      0.86%     49.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     49.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    704     50.39%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1397                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      586     45.96%     45.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      7.22%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      12      0.94%     54.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     54.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     584     45.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1275                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             11870117000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.06%     99.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 588000      0.00%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               61263000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         11938980000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996599                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.829545                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.912670                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.22%      0.22% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   54      3.87%      4.09% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1088     77.99%     82.08% # number of callpals executed
system.cpu0.kern.callpal::rdps                     28      2.01%     84.09% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.07%     84.16% # number of callpals executed
system.cpu0.kern.callpal::rti                     204     14.62%     98.78% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.08%     99.86% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.14%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1395                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              257                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.373541                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.545198                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       11865006000     99.37%     99.37% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.63%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      54                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12846                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          495.486282                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           55719963                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13358                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          4171.280356                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   495.486282                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.967747                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967747                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           449554                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          449554                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       105281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         105281                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        96143                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         96143                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1835                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1835                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1891                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       201424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          201424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       201424                       # number of overall hits
system.cpu0.dcache.overall_hits::total         201424                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5859                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5859                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7011                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          213                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           52                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12870                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12870                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12870                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12870                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       111140                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       111140                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       103154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       103154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1943                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1943                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       214294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       214294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       214294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       214294                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.052717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.052717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.067966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.067966                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.104004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.104004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.026763                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026763                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.060058                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060058                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.060058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060058                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8249                       # number of writebacks
system.cpu0.dcache.writebacks::total             8249                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4738                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          157100675                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         29923.938095                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1207468                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1207468                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       596624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         596624                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       596624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          596624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       596624                       # number of overall hits
system.cpu0.icache.overall_hits::total         596624                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4740                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4740                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4740                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4740                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4740                       # number of overall misses
system.cpu0.icache.overall_misses::total         4740                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       601364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       601364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       601364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       601364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       601364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       601364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007882                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007882                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007882                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007882                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007882                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007882                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4738                       # number of writebacks
system.cpu0.icache.writebacks::total             4738                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       226                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      55     27.23%     27.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     12      5.94%     33.17% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.50%     33.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    134     66.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 202                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  122                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             11749858500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 588000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                6600500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         11757211500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.402985                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.603960                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  176     82.63%     82.63% # number of callpals executed
system.cpu1.kern.callpal::rdps                     24     11.27%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rti                      13      6.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   213                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 13                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               66                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          439.886776                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7319647                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              466                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         15707.396996                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   439.886776                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.859154                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.859154                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            12549                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           12549                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         3896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           3896                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         2095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2095                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           46                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           38                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         5991                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5991                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         5991                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5991                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           96                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           22                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           10                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           13                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          118                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           118                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          118                       # number of overall misses
system.cpu1.dcache.overall_misses::total          118                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         3992                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3992                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         2117                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         2117                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         6109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         6109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024048                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.010392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010392                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.254902                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254902                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019316                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu1.dcache.writebacks::total               20                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              136                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          147714569                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              648                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         227954.581790                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            35962                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           35962                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        17777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          17777                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        17777                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           17777                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        17777                       # number of overall hits
system.cpu1.icache.overall_hits::total          17777                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          136                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          136                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          136                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           136                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          136                       # number of overall misses
system.cpu1.icache.overall_misses::total          136                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        17913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        17913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        17913                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        17913                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        17913                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        17913                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.007592                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007592                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.007592                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007592                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.007592                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007592                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          136                       # number of writebacks
system.cpu1.icache.writebacks::total              136                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     30811                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     538     39.91%     39.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.30%     40.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     12      0.89%     41.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     41.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    793     58.83%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1348                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      538     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.37%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      12      1.10%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.09%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     537     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1092                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             11680964500     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 588000      0.01%     99.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               53725500      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         11735728500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.677175                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.810089                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::4                        26     72.22%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.78%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      5.56%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   24      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1253      4.14%      4.23% # number of callpals executed
system.cpu2.kern.callpal::rdps                     88      0.29%      4.52% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.53% # number of callpals executed
system.cpu2.kern.callpal::rti                      78      0.26%      4.78% # number of callpals executed
system.cpu2.kern.callpal::callsys                  46      0.15%      4.94% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.02%      4.95% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28752     95.05%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 30250                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              103                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 73                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 74                      
system.cpu2.kern.mode_good::user                   73                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.718447                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.835227                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         249752000      2.14%      2.14% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         11417705000     97.86%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14473                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.699866                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30545022                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14969                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2040.551941                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.699866                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10746484                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10746484                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3416886                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3416886                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1914395                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1914395                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9854                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9854                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10138                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10138                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      5331281                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5331281                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      5331281                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5331281                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9450                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9450                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4840                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4840                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          342                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          342                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           43                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14290                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14290                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14290                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14290                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3426336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3426336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1919235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1919235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10181                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10181                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      5345571                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5345571                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      5345571                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5345571                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.002758                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002758                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002522                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002522                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033543                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033543                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004224                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004224                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.002673                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002673                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.002673                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002673                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7848                       # number of writebacks
system.cpu2.dcache.writebacks::total             7848                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            35581                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.996006                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          136667151                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            36093                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3786.527886                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.996006                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999992                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         46670614                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        46670614                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     23281928                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23281928                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     23281928                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23281928                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     23281928                       # number of overall hits
system.cpu2.icache.overall_hits::total       23281928                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        35586                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35586                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        35586                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35586                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        35586                       # number of overall misses
system.cpu2.icache.overall_misses::total        35586                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     23317514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23317514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     23317514                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23317514                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     23317514                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23317514                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001526                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001526                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001526                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001526                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001526                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001526                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        35581                       # number of writebacks
system.cpu2.icache.writebacks::total            35581                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1006                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     146     36.87%     36.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     12      3.03%     39.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.76%     40.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    235     59.34%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 396                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      146     47.71%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      12      3.92%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.98%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     145     47.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  306                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             11762310500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 588000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               11578500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         11774828500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.617021                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.772727                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.21%      0.21% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     12.03%     12.24% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.04%     13.28% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  301     62.45%     75.73% # number of callpals executed
system.cpu3.kern.callpal::rdps                     25      5.19%     80.91% # number of callpals executed
system.cpu3.kern.callpal::rti                      81     16.80%     97.72% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.87%     99.59% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   482                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              139                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.482014                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.650485                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       11744885500     99.93%     99.93% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2113                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          455.516613                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6081053                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2568                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          2368.011293                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   455.516613                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.889681                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889681                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            89715                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           89715                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25775                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25775                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        14688                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         14688                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          474                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          474                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          498                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        40463                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           40463                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        40463                       # number of overall hits
system.cpu3.dcache.overall_hits::total          40463                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          671                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          671                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           20                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2233                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2233                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2233                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2233                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        27337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        27337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        15359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        15359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        42696                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        42696                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        42696                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        42696                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.057139                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057139                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.043688                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.043688                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.091954                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.091954                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.038610                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038610                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.052300                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.052300                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.052300                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.052300                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1013                       # number of writebacks
system.cpu3.dcache.writebacks::total             1013                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1384                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          147751706                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1896                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         77928.114979                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           305144                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          305144                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       150496                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         150496                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       150496                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          150496                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       150496                       # number of overall hits
system.cpu3.icache.overall_hits::total         150496                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1384                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1384                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1384                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1384                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1384                       # number of overall misses
system.cpu3.icache.overall_misses::total         1384                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       151880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       151880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       151880                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       151880                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       151880                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       151880                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009112                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009112                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009112                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009112                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009112                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009112                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1384                       # number of writebacks
system.cpu3.icache.writebacks::total             1384                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 600                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 760                       # Transaction distribution
system.iobus.trans_dist::WriteResp                760                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2946                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19362                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     28920                       # number of replacements
system.l2.tags.tagsinuse                  3952.225894                       # Cycle average of tags in use
system.l2.tags.total_refs                     3050901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     92.572170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1326.832302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.982846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.000134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    75.285383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   106.183756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     5.199256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    46.415708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1464.902861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   614.607275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   214.215691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    94.600680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.323934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.018380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.025924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.011332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.357642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.150051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.052299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.023096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985596                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1112144                       # Number of tag accesses
system.l2.tags.data_accesses                  1112144                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        17130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17130                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        36128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            36128                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1545                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        30555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34441                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         5652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8910                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2915                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        30555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         6638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          844                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          748                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44896                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2915                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3015                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          127                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           54                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        30555                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         6638                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          844                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          748                       # number of overall hits
system.l2.overall_hits::total                   44896                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10760                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         5031                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7405                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7968                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1825                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9810                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5031                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1395                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26133                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1825                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9810                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           23                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5031                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7500                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          540                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1395                       # number of overall misses
system.l2.overall_misses::total                 26133                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        17130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        36128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        36128                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        35586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           77                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        35586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14138                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2143                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71029                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           77                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        35586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14138                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2143                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71029                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.963636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.891089                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.921053                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.928654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.888889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.793291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.895238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874441                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.385021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.066176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.141376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.390173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176958                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.574464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.220588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.396670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.549240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.472094                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.385021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.764912                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.066176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.298701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.141376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.530485                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.390173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.650957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367920                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.385021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.764912                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.066176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.298701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.141376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.530485                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.390173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.650957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367920                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10838                       # number of writebacks
system.l2.writebacks::total                     10838                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 596                       # Transaction distribution
system.membus.trans_dist::ReadResp              15973                       # Transaction distribution
system.membus.trans_dist::WriteReq                504                       # Transaction distribution
system.membus.trans_dist::WriteResp               504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11094                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            125                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             128                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10804                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15377                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        75744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        77944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2365952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2368898                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2385538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             51107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   51107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51107                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              113083                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             105515                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              218598                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             178192                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         178344                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                23878020                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             600882                       # Number of instructions committed
system.switch_cpus0.committedOps               600882                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       577916                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3685                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              21188                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        57092                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              577916                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3685                       # number of float instructions
system.switch_cpus0.num_int_register_reads       809270                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       406392                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2400                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2386                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               219915                       # number of memory refs
system.switch_cpus0.num_load_insts             114111                       # Number of load instructions
system.switch_cpus0.num_store_insts            105804                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      23276518.620192                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      601501.379808                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.025191                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.974809                       # Percentage of idle cycles
system.switch_cpus0.Branches                    83268                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10385      1.73%      1.73% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           350820     58.34%     60.06% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             702      0.12%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1174      0.20%     60.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.41% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          118625     19.73%     80.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         105896     17.61%     97.75% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         13535      2.25%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            601364                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                4048                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               2185                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                6233                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               2707                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           2707                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                23514376                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              17913                       # Number of instructions committed
system.switch_cpus1.committedOps                17913                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        17068                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                754                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         1308                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               17068                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        23007                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        13462                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                 6246                       # number of memory refs
system.switch_cpus1.num_load_insts               4048                       # Number of load instructions
system.switch_cpus1.num_store_insts              2198                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      23496748.592251                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      17627.407749                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000750                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999250                       # Percentage of idle cycles
system.switch_cpus1.Branches                     2457                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          106      0.59%      0.59% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            10469     58.44%     59.04% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              62      0.35%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            4153     23.18%     82.57% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           2198     12.27%     94.84% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           925      5.16%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             17913                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             3407610                       # DTB read hits
system.switch_cpus2.dtb.read_misses               249                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3324589                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1929497                       # DTB write hits
system.switch_cpus2.dtb.write_misses               26                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1861466                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             5337107                       # DTB hits
system.switch_cpus2.dtb.data_misses               275                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         5186055                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           22850348                       # ITB hits
system.switch_cpus2.itb.fetch_misses              257                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       22850605                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                23470787                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           23317227                       # Number of instructions committed
system.switch_cpus2.committedOps             23317227                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     22748598                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         66776                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             543618                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      2007766                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            22748598                       # number of integer instructions
system.switch_cpus2.num_fp_insts                66776                       # number of float instructions
system.switch_cpus2.num_int_register_reads     35618921                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     18558250                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        62101                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        29259                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              5366446                       # number of memory refs
system.switch_cpus2.num_load_insts            3436825                       # Number of load instructions
system.switch_cpus2.num_store_insts           1929621                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      550692.490860                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      22920094.509140                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.976537                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.023463                       # Percentage of idle cycles
system.switch_cpus2.Branches                  2802058                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       267120      1.15%      1.15% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         17438554     74.79%     75.93% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          169062      0.73%     76.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     76.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          12467      0.05%     76.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp           4097      0.02%     76.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           8194      0.04%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.76% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3448723     14.79%     91.55% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1929953      8.28%     99.83% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         39328      0.17%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          23317514                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               27311                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              15788                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               43099                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              25788                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          25913                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                23549611                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             151495                       # Number of instructions committed
system.switch_cpus3.committedOps               151495                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       145403                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               3405                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        17089                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              145403                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       193368                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       111235                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                44221                       # number of memory refs
system.switch_cpus3.num_load_insts              28200                       # Number of load instructions
system.switch_cpus3.num_store_insts             16021                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      23399710.330945                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      149900.669055                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006365                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993635                       # Percentage of idle cycles
system.switch_cpus3.Branches                    21890                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2921      1.92%      1.92% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            96156     63.31%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             139      0.09%     65.33% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     65.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           29336     19.32%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          16031     10.56%     95.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          7270      4.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            151880                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       143435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        13875                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7854                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1630                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                596                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             60022                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               504                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             192                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12352                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        40186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       103457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        42312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       507264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1361251                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        11456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         8872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4343744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1436287                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       127872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       208504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8005250                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           29440                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           173975                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.262400                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.727426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 148805     85.53%     85.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13215      7.60%     93.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3615      2.08%     95.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8154      4.69%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    186      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             173975                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
