---
title: 7.2 PLL design flow
layout: default
parent: "Case Study"
has_toc: false
has_children: false
---

# 3.3 PLL design flow