$date
	Sat Oct 22 21:34:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#534959
b1111 !
1"
#534962
b1111 &
b1111 %
1$
#534963
0"
#534966
b101110 &
b101110 %
#534970
b10111 &
b10111 %
#534974
b1000110 &
b1000110 %
#534978
b100011 &
b100011 %
#534982
b1101010 &
b1101010 %
#534986
b110101 &
b110101 %
#534990
b10100000 &
b10100000 %
#534994
b1010000 &
b1010000 %
#534998
b101000 &
b101000 %
#535002
b10100 &
b10100 %
#535006
b1010 &
b1010 %
#535010
b101 &
b101 %
#535014
b10000 &
b10000 %
#535018
b1000 &
b1000 %
#535022
b100 &
b100 %
#535026
b10 &
b10 %
#535030
b1 &
1#
b1 %
#535034
b0 &
b0 %
0#
0$
#1561314
b111 &
b111 %
1$
b111 !
1"
#1561315
0"
#1561318
b10110 &
b10110 %
#1561322
b1011 &
b1011 %
#1561326
b100010 &
b100010 %
#1561330
b10001 &
b10001 %
#1561334
b110100 &
b110100 %
#1561338
b11010 &
b11010 %
#1561342
b1101 &
b1101 %
#1561346
b101000 &
b101000 %
#1561350
b10100 &
b10100 %
#1561354
b1010 &
b1010 %
#1561358
b101 &
b101 %
#1561362
b10000 &
b10000 %
#1561366
b1000 &
b1000 %
#1561370
b100 &
b100 %
#1561374
b10 &
b10 %
#1561378
b1 &
b1 %
1#
#1561382
b0 &
0#
b0 %
0$
#2497210
b1 &
b1 %
1$
b1 !
1"
#2497211
0"
#2497214
1#
#2497218
b0 &
b0 %
0#
0$
#4500012
