  ACT          1:     0     0     0     0     0
  ACT          9:     0     0     1     0     0
   RD         16:     0     0     0     0     0
  ACT         17:     0     0     2     0     0
   RD         24:     0     0     1     0     0
  ACT         25:     0     0     3     0     0
   RD         32:     0     0     2     0     0
   RD         40:     0     0     3     0     0
  PRE         41:     0     0     0  2048     0
  PRE         43:     0     0     1  2048     0
  PRE         51:     0     0     2  2048     0
  ACT         56:     0     0     0  2048     0
  PRE         59:     0     0     3  2048     0
  ACT         64:     0     0     1  2048     0
   RD         71:     0     0     0  2048     0
  ACT         72:     0     0     2  2048     0
   RD         79:     0     0     1  2048     0
  ACT         80:     0     0     3  2048     0
   RD         87:     0     0     2  2048     0
   RD         95:     0     0     3  2048     0
   RD         99:     0     0     0  2048     4
   RD        103:     0     0     1  2048     4
   RD        107:     0     0     2  2048     4
   RD        111:     0     0     3  2048     4
Simulation done. Statistics written to LPDDR3.stats
