PPA Report for start_delay_clk.v (Module: start_delay_clk)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 6
IO Count: 11
Cell Count: 53

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 296.99 MHz
Reg-to-Reg Critical Path Delay: 3.154 ns

POWER METRICS:
-------------
Total Power Consumption: 0.571 W
