//! **************************************************************************
// Written by: Map P.68d on Wed Jun 07 17:06:11 2017
//! **************************************************************************

SCHEMATIC START;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y0" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y10" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i"
        LOCATE = SITE "PHASER_REF_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y11" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y10" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y9" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y5" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y2" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y3" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y3" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y131" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i"
        LOCATE = SITE "PHY_CONTROL_X1Y0" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y7" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y3" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i"
        LOCATE = SITE "PHY_CONTROL_X1Y2" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i"
        LOCATE = SITE "PHY_CONTROL_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y2" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y31" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y19" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i"
        LOCATE = SITE "PHASER_REF_X1Y2" LEVEL 1;
COMP "u_ddr3_ctrl/u_ddr3_infrastructure/plle2_i" LOCATE = SITE
        "PLLE2_ADV_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y9" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y8" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y0" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y9" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y2" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y119" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y7" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y8" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y8" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y107" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y6" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y6" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y9" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y143" LEVEL 1;
COMP "u_ddr3_ctrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i" LOCATE = SITE
        "MMCME2_ADV_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y7" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i"
        LOCATE = SITE "PHASER_REF_X1Y0" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out"
        LOCATE = SITE "PHASER_OUT_PHY_X1Y11" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y1" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts"
        LOCATE = SITE "OLOGIC_X1Y43" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y0" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y10" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y8" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y11" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y2" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y11" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y5" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in"
        LOCATE = SITE "PHASER_IN_PHY_X1Y3" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo"
        LOCATE = SITE "IN_FIFO_X1Y0" LEVEL 1;
COMP
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo"
        LOCATE = SITE "OUT_FIFO_X1Y10" LEVEL 1;
COMP "ddr3_cas_n" LOCATE = SITE "AJ9" LEVEL 1;
COMP "ADF4355_DIN" LOCATE = SITE "G20" LEVEL 1;
COMP "ADC_CLDN<0>" LOCATE = SITE "R26" LEVEL 1;
COMP "ADC_CLDN<4>" LOCATE = SITE "U30" LEVEL 1;
COMP "ADC_CLDN<3>" LOCATE = SITE "T30" LEVEL 1;
COMP "ADC_CLDN<2>" LOCATE = SITE "R29" LEVEL 1;
COMP "ADC_CLDN<1>" LOCATE = SITE "P28" LEVEL 1;
COMP "ADC_CLDN<7>" LOCATE = SITE "T23" LEVEL 1;
COMP "ADC_CLDN<6>" LOCATE = SITE "T21" LEVEL 1;
COMP "ADC_CLDN<5>" LOCATE = SITE "V27" LEVEL 1;
COMP "CH1_pe4302_data" LOCATE = SITE "D11" LEVEL 1;
COMP "ADC_BHDN<0>" LOCATE = SITE "V30" LEVEL 1;
COMP "CH1_pe4302_sclk" LOCATE = SITE "A12" LEVEL 1;
COMP "ADC_BHDN<4>" LOCATE = SITE "V20" LEVEL 1;
COMP "ADC_BHDN<3>" LOCATE = SITE "W24" LEVEL 1;
COMP "ADC_BHDN<2>" LOCATE = SITE "V24" LEVEL 1;
COMP "ADC_BHDN<1>" LOCATE = SITE "W26" LEVEL 1;
COMP "CH1_pe3402_le" LOCATE = SITE "A11" LEVEL 1;
COMP "CH2_ltc2600_din" LOCATE = SITE "K13" LEVEL 1;
COMP "ADC_BHDN<7>" LOCATE = SITE "U23" LEVEL 1;
COMP "ADC_BHDN<6>" LOCATE = SITE "V22" LEVEL 1;
COMP "ADC_BHDN<5>" LOCATE = SITE "W22" LEVEL 1;
COMP "CH2_ltc2600_sclk" LOCATE = SITE "J13" LEVEL 1;
COMP "ADC_CLD<6>" LOCATE = SITE "T20" LEVEL 1;
COMP "ADC_CLD<5>" LOCATE = SITE "V26" LEVEL 1;
COMP "ADC_CLD<7>" LOCATE = SITE "T22" LEVEL 1;
COMP "CH1_ltc2600_sclk" LOCATE = SITE "F15" LEVEL 1;
COMP "ADC_CLD<0>" LOCATE = SITE "P26" LEVEL 1;
COMP "ADC_CLD<2>" LOCATE = SITE "P29" LEVEL 1;
COMP "ADC_CLD<1>" LOCATE = SITE "P27" LEVEL 1;
COMP "ADC_CLD<4>" LOCATE = SITE "U29" LEVEL 1;
COMP "ADC_CLD<3>" LOCATE = SITE "R30" LEVEL 1;
COMP "CH1_4094_din" LOCATE = SITE "E15" LEVEL 1;
COMP "Trig_PXITRIG<3>" LOCATE = SITE "A17" LEVEL 1;
COMP "Trig_PXITRIG<4>" LOCATE = SITE "A20" LEVEL 1;
COMP "Trig_PXITRIG<1>" LOCATE = SITE "B20" LEVEL 1;
COMP "Trig_PXITRIG<2>" LOCATE = SITE "A16" LEVEL 1;
COMP "Trig_PXITRIG<0>" LOCATE = SITE "C20" LEVEL 1;
COMP "Trig_PXITRIG<7>" LOCATE = SITE "A18" LEVEL 1;
COMP "LD<0>" LOCATE = SITE "Y20" LEVEL 1;
COMP "CH_TRIG_SINSEL0" LOCATE = SITE "F16" LEVEL 1;
COMP "CH_TRIG_SINSEL1" LOCATE = SITE "A15" LEVEL 1;
COMP "Trig_PXITRIG<5>" LOCATE = SITE "A21" LEVEL 1;
COMP "LD<1>" LOCATE = SITE "AB24" LEVEL 1;
COMP "FRQ_DIV_SEL0" LOCATE = SITE "K19" LEVEL 1;
COMP "FRQ_DIV_SEL1" LOCATE = SITE "K20" LEVEL 1;
COMP "FRQ_DIV_SEL2" LOCATE = SITE "H21" LEVEL 1;
COMP "Trig_PXITRIG<6>" LOCATE = SITE "B18" LEVEL 1;
COMP "LD<2>" LOCATE = SITE "Y21" LEVEL 1;
COMP "LD<3>" LOCATE = SITE "AA23" LEVEL 1;
COMP "LD<4>" LOCATE = SITE "AA20" LEVEL 1;
COMP "ADC_DHDN<0>" LOCATE = SITE "AB25" LEVEL 1;
COMP "LA<10>" LOCATE = SITE "AG25" LEVEL 1;
COMP "LD<5>" LOCATE = SITE "AB23" LEVEL 1;
COMP "LA<11>" LOCATE = SITE "AG23" LEVEL 1;
COMP "LD<6>" LOCATE = SITE "AA21" LEVEL 1;
COMP "ddr3_dm<2>" LOCATE = SITE "AH2" LEVEL 1;
COMP "LA<12>" LOCATE = SITE "AH25" LEVEL 1;
COMP "LD<7>" LOCATE = SITE "AB22" LEVEL 1;
COMP "ddr3_dm<1>" LOCATE = SITE "AF3" LEVEL 1;
COMP "LA<13>" LOCATE = SITE "AF21" LEVEL 1;
COMP "LD<8>" LOCATE = SITE "Y23" LEVEL 1;
COMP "ADC_DHDN<4>" LOCATE = SITE "AA30" LEVEL 1;
COMP "ddr3_dm<4>" LOCATE = SITE "AK16" LEVEL 1;
COMP "LA<14>" LOCATE = SITE "AK25" LEVEL 1;
COMP "LD<9>" LOCATE = SITE "AC20" LEVEL 1;
COMP "ADC_DHDN<3>" LOCATE = SITE "AB28" LEVEL 1;
COMP "ddr3_reset_n" LOCATE = SITE "AG5" LEVEL 1;
COMP "ddr3_dm<3>" LOCATE = SITE "AF8" LEVEL 1;
COMP "LA<15>" LOCATE = SITE "AG22" LEVEL 1;
COMP "ADC_DHDN<2>" LOCATE = SITE "AC30" LEVEL 1;
COMP "LA<16>" LOCATE = SITE "AJ24" LEVEL 1;
COMP "ADC_DHDN<1>" LOCATE = SITE "AA26" LEVEL 1;
COMP "LA<17>" LOCATE = SITE "AH22" LEVEL 1;
COMP "ddr3_dm<0>" LOCATE = SITE "AD4" LEVEL 1;
COMP "LA<18>" LOCATE = SITE "AK24" LEVEL 1;
COMP "ADC_DHDN<7>" LOCATE = SITE "W28" LEVEL 1;
COMP "LA<19>" LOCATE = SITE "AH21" LEVEL 1;
COMP "ADC_DHDN<6>" LOCATE = SITE "AA28" LEVEL 1;
COMP "ADC_DHDN<5>" LOCATE = SITE "Y29" LEVEL 1;
COMP "ddr3_dm<6>" LOCATE = SITE "AA18" LEVEL 1;
COMP "ddr3_dm<5>" LOCATE = SITE "AJ19" LEVEL 1;
COMP "LA<20>" LOCATE = SITE "AH24" LEVEL 1;
COMP "ddr3_dm<7>" LOCATE = SITE "AE15" LEVEL 1;
COMP "LA<21>" LOCATE = SITE "AJ21" LEVEL 1;
COMP "LA<22>" LOCATE = SITE "AG24" LEVEL 1;
COMP "LA<23>" LOCATE = SITE "AE20" LEVEL 1;
COMP "LA<24>" LOCATE = SITE "AK23" LEVEL 1;
COMP "LA<25>" LOCATE = SITE "AF20" LEVEL 1;
COMP "LA<26>" LOCATE = SITE "AJ23" LEVEL 1;
COMP "LA<27>" LOCATE = SITE "AK20" LEVEL 1;
COMP "LA<28>" LOCATE = SITE "AJ22" LEVEL 1;
COMP "CH1_ltc2600_din" LOCATE = SITE "C11" LEVEL 1;
COMP "LA<29>" LOCATE = SITE "AH20" LEVEL 1;
COMP "LA<30>" LOCATE = SITE "AK21" LEVEL 1;
COMP "ddr3_dqs_p<6>" LOCATE = SITE "Y19" LEVEL 1;
COMP "LA<31>" LOCATE = SITE "AG20" LEVEL 1;
COMP "ddr3_dqs_p<5>" LOCATE = SITE "AJ18" LEVEL 1;
COMP "rdy_indicate" LOCATE = SITE "L16" LEVEL 1;
COMP "ddr3_dqs_p<7>" LOCATE = SITE "AC16" LEVEL 1;
COMP "ddr3_dqs_p<2>" LOCATE = SITE "AG2" LEVEL 1;
COMP "ddr3_dqs_p<1>" LOCATE = SITE "AG4" LEVEL 1;
COMP "ddr3_ras_n" LOCATE = SITE "AJ11" LEVEL 1;
COMP "ddr3_dqs_p<4>" LOCATE = SITE "AH16" LEVEL 1;
COMP "ddr3_dqs_p<3>" LOCATE = SITE "AH7" LEVEL 1;
COMP "ddr3_dqs_p<0>" LOCATE = SITE "AD2" LEVEL 1;
COMP "Expanded_T" LOCATE = SITE "AE23" LEVEL 1;
COMP "ddr3_dq<26>" LOCATE = SITE "AJ8" LEVEL 1;
COMP "ddr3_dq<25>" LOCATE = SITE "AK5" LEVEL 1;
COMP "ddr3_dq<28>" LOCATE = SITE "AK6" LEVEL 1;
COMP "ddr3_dq<27>" LOCATE = SITE "AK8" LEVEL 1;
COMP "ddr3_dq<29>" LOCATE = SITE "AK4" LEVEL 1;
COMP "ddr3_dq<20>" LOCATE = SITE "AJ1" LEVEL 1;
COMP "ddr3_dq<22>" LOCATE = SITE "AJ2" LEVEL 1;
COMP "ddr3_dq<21>" LOCATE = SITE "AH4" LEVEL 1;
COMP "ddr3_dq<24>" LOCATE = SITE "AJ6" LEVEL 1;
COMP "ddr3_dq<23>" LOCATE = SITE "AJ3" LEVEL 1;
COMP "ddr3_dq<16>" LOCATE = SITE "AH5" LEVEL 1;
COMP "ddr3_dq<15>" LOCATE = SITE "AF1" LEVEL 1;
COMP "ddr3_dq<18>" LOCATE = SITE "AJ4" LEVEL 1;
COMP "ddr3_dq<17>" LOCATE = SITE "AH6" LEVEL 1;
COMP "ADC_CDRN" LOCATE = SITE "K29" LEVEL 1;
COMP "ddr3_dq<19>" LOCATE = SITE "AK1" LEVEL 1;
COMP "ddr3_dq<10>" LOCATE = SITE "AF2" LEVEL 1;
COMP "ddr3_dq<12>" LOCATE = SITE "AE3" LEVEL 1;
COMP "ddr3_dq<11>" LOCATE = SITE "AE1" LEVEL 1;
COMP "trigged_indicate" LOCATE = SITE "G12" LEVEL 1;
COMP "ddr3_dq<14>" LOCATE = SITE "AF5" LEVEL 1;
COMP "ADC_DHD<6>" LOCATE = SITE "Y28" LEVEL 1;
COMP "ddr3_dq<13>" LOCATE = SITE "AF6" LEVEL 1;
COMP "ADC_DHD<5>" LOCATE = SITE "W29" LEVEL 1;
COMP "FRQ_DIV_Reset" LOCATE = SITE "L18" LEVEL 1;
COMP "ddr3_dq<46>" LOCATE = SITE "AH19" LEVEL 1;
COMP "ddr3_dq<45>" LOCATE = SITE "AD19" LEVEL 1;
COMP "ADC_DHD<7>" LOCATE = SITE "W27" LEVEL 1;
COMP "ddr3_dq<48>" LOCATE = SITE "AD16" LEVEL 1;
COMP "ddr3_dq<47>" LOCATE = SITE "AE19" LEVEL 1;
COMP "ddr3_dq<49>" LOCATE = SITE "AD17" LEVEL 1;
COMP "ddr3_dqs_n<6>" LOCATE = SITE "Y18" LEVEL 1;
COMP "ddr3_dqs_n<5>" LOCATE = SITE "AK18" LEVEL 1;
COMP "ddr3_dqs_n<7>" LOCATE = SITE "AC15" LEVEL 1;
COMP "ADC_DHD<0>" LOCATE = SITE "AA25" LEVEL 1;
COMP "ddr3_dqs_n<2>" LOCATE = SITE "AH1" LEVEL 1;
COMP "ddr3_dq<40>" LOCATE = SITE "AF18" LEVEL 1;
COMP "ddr3_dqs_n<1>" LOCATE = SITE "AG3" LEVEL 1;
COMP "ADC_DHD<2>" LOCATE = SITE "AC29" LEVEL 1;
COMP "ADC_BLD<6>" LOCATE = SITE "J23" LEVEL 1;
COMP "ddr3_dqs_n<4>" LOCATE = SITE "AJ16" LEVEL 1;
COMP "ADC_DHD<1>" LOCATE = SITE "Y26" LEVEL 1;
COMP "ddr3_dq<42>" LOCATE = SITE "AK19" LEVEL 1;
COMP "ADC_BLD<5>" LOCATE = SITE "L22" LEVEL 1;
COMP "ddr3_dqs_n<3>" LOCATE = SITE "AJ7" LEVEL 1;
COMP "ADC_DHD<4>" LOCATE = SITE "Y30" LEVEL 1;
COMP "ddr3_dq<41>" LOCATE = SITE "AG18" LEVEL 1;
COMP "ADC_DHD<3>" LOCATE = SITE "AA27" LEVEL 1;
COMP "ddr3_dq<44>" LOCATE = SITE "AF17" LEVEL 1;
COMP "ADC_BLD<7>" LOCATE = SITE "J29" LEVEL 1;
COMP "ddr3_dq<43>" LOCATE = SITE "AG19" LEVEL 1;
COMP "ddr3_dqs_n<0>" LOCATE = SITE "AD1" LEVEL 1;
COMP "ddr3_dq<36>" LOCATE = SITE "AE16" LEVEL 1;
COMP "ddr3_dq<35>" LOCATE = SITE "AJ17" LEVEL 1;
COMP "ddr3_dq<38>" LOCATE = SITE "AF15" LEVEL 1;
COMP "ddr3_dq<37>" LOCATE = SITE "AG15" LEVEL 1;
COMP "ddr3_dq<39>" LOCATE = SITE "AH15" LEVEL 1;
COMP "ADC_BLD<0>" LOCATE = SITE "M20" LEVEL 1;
COMP "LHOLD" LOCATE = SITE "G18" LEVEL 1;
COMP "ADC_BLD<2>" LOCATE = SITE "J27" LEVEL 1;
COMP "ADC_BLD<1>" LOCATE = SITE "K23" LEVEL 1;
COMP "ADC_BLD<4>" LOCATE = SITE "J21" LEVEL 1;
COMP "ddr3_dq<30>" LOCATE = SITE "AG7" LEVEL 1;
COMP "ADC_BLD<3>" LOCATE = SITE "L21" LEVEL 1;
COMP "ddr3_dq<32>" LOCATE = SITE "AG14" LEVEL 1;
COMP "CLK_10M_IN" LOCATE = SITE "F21" LEVEL 1;
COMP "BLASTN" LOCATE = SITE "F18" LEVEL 1;
COMP "ADC_BDR" LOCATE = SITE "U27" LEVEL 1;
COMP "ddr3_dq<31>" LOCATE = SITE "AF7" LEVEL 1;
COMP "ddr3_dq<34>" LOCATE = SITE "AH17" LEVEL 1;
COMP "ddr3_dq<33>" LOCATE = SITE "AK15" LEVEL 1;
COMP "ddr3_cke" LOCATE = SITE "AA13" LEVEL 1;
COMP "CH2_ltc2600_cs" LOCATE = SITE "K14" LEVEL 1;
COMP "ddr3_ba<2>" LOCATE = SITE "AD12" LEVEL 1;
COMP "ddr3_ba<1>" LOCATE = SITE "AH9" LEVEL 1;
COMP "ADC_CDR" LOCATE = SITE "K28" LEVEL 1;
COMP "ddr3_ba<0>" LOCATE = SITE "AH11" LEVEL 1;
COMP "ADC_CSN" LOCATE = SITE "C21" LEVEL 1;
COMP "ddr3_ck_p" LOCATE = SITE "AB9" LEVEL 1;
COMP "ddr3_ck_n" LOCATE = SITE "AC9" LEVEL 1;
COMP "eeprom2_SCl" LOCATE = SITE "B22" LEVEL 1;
COMP "eeprom2_SDA" LOCATE = SITE "A22" LEVEL 1;
COMP "CH1_VIDEO_TRI_FIELD" LOCATE = SITE "F11" LEVEL 1;
COMP "ddr3_odt" LOCATE = SITE "AK9" LEVEL 1;
COMP "ADF4350_CLK_IN" LOCATE = SITE "F20" LEVEL 1;
COMP "ADC_MOSI" LOCATE = SITE "D22" LEVEL 1;
COMP "LWRN" LOCATE = SITE "D16" LEVEL 1;
COMP "PE4320_EXTERN_TRIG_INOUT_CHOOSE" LOCATE = SITE "L17" LEVEL 1;
COMP "ADF4355_SCLK" LOCATE = SITE "H20" LEVEL 1;
COMP "ADSN" LOCATE = SITE "C17" LEVEL 1;
COMP "ddr3_addr<10>" LOCATE = SITE "AE9" LEVEL 1;
COMP "ddr3_addr<12>" LOCATE = SITE "AA11" LEVEL 1;
COMP "ddr3_addr<11>" LOCATE = SITE "AD11" LEVEL 1;
COMP "ddr3_addr<14>" LOCATE = SITE "AB12" LEVEL 1;
COMP "ddr3_addr<13>" LOCATE = SITE "AK10" LEVEL 1;
COMP "ADC_BLDN<0>" LOCATE = SITE "L20" LEVEL 1;
COMP "ADC_BLDN<4>" LOCATE = SITE "J22" LEVEL 1;
COMP "ADC_BLDN<3>" LOCATE = SITE "K21" LEVEL 1;
COMP "ADC_BLDN<2>" LOCATE = SITE "J28" LEVEL 1;
COMP "ADC_BLDN<1>" LOCATE = SITE "K24" LEVEL 1;
COMP "ADC_BLDN<7>" LOCATE = SITE "H29" LEVEL 1;
COMP "ADC_BLDN<6>" LOCATE = SITE "J24" LEVEL 1;
COMP "CH1_4094_str1" LOCATE = SITE "B13" LEVEL 1;
COMP "CH1_4094_str2" LOCATE = SITE "C14" LEVEL 1;
COMP "ADC_BLDN<5>" LOCATE = SITE "L23" LEVEL 1;
COMP "CH2_VIDEO_TRI_SYN" LOCATE = SITE "L15" LEVEL 1;
COMP "ADC_CHD<6>" LOCATE = SITE "N21" LEVEL 1;
COMP "ADC_CHD<5>" LOCATE = SITE "P21" LEVEL 1;
COMP "LHOLDA" LOCATE = SITE "C16" LEVEL 1;
COMP "ADC_CHD<7>" LOCATE = SITE "P23" LEVEL 1;
COMP "ADC_AHDN<0>" LOCATE = SITE "C30" LEVEL 1;
COMP "ADC_CHD<0>" LOCATE = SITE "M29" LEVEL 1;
COMP "LCLK_20M" LOCATE = SITE "E19" LEVEL 1;
COMP "ADC_CHD<2>" LOCATE = SITE "N27" LEVEL 1;
COMP "ADC_ALD<6>" LOCATE = SITE "F25" LEVEL 1;
COMP "ADC_AHDN<4>" LOCATE = SITE "F28" LEVEL 1;
COMP "ADC_CHD<1>" LOCATE = SITE "N29" LEVEL 1;
COMP "ADC_ALD<5>" LOCATE = SITE "F26" LEVEL 1;
COMP "ADC_AHDN<3>" LOCATE = SITE "E30" LEVEL 1;
COMP "ADC_CHD<4>" LOCATE = SITE "N19" LEVEL 1;
COMP "ADC_AHDN<2>" LOCATE = SITE "A30" LEVEL 1;
COMP "ADC_CHD<3>" LOCATE = SITE "N25" LEVEL 1;
COMP "ADC_ALD<7>" LOCATE = SITE "G23" LEVEL 1;
COMP "ADC_AHDN<1>" LOCATE = SITE "B29" LEVEL 1;
COMP "ADC_AHDN<7>" LOCATE = SITE "H25" LEVEL 1;
COMP "ADC_AHDN<6>" LOCATE = SITE "F27" LEVEL 1;
COMP "ddr3_cs_n" LOCATE = SITE "AK11" LEVEL 1;
COMP "ADC_AHDN<5>" LOCATE = SITE "F30" LEVEL 1;
COMP "ADC_ALD<0>" LOCATE = SITE "E24" LEVEL 1;
COMP "CH1_ltc2600_cs" LOCATE = SITE "E16" LEVEL 1;
COMP "ADC_ALD<2>" LOCATE = SITE "C24" LEVEL 1;
COMP "ADC_ALD<1>" LOCATE = SITE "E23" LEVEL 1;
COMP "CH2_VIDEO_TRI_FIELD" LOCATE = SITE "K16" LEVEL 1;
COMP "ADC_ALD<4>" LOCATE = SITE "B23" LEVEL 1;
COMP "ADC_ALD<3>" LOCATE = SITE "B27" LEVEL 1;
COMP "Trig_CH2_IN_N" LOCATE = SITE "AF28" LEVEL 1;
COMP "Trig_CH2_IN_P" LOCATE = SITE "AE28" LEVEL 1;
COMP "ddr3_dq<60>" LOCATE = SITE "AC14" LEVEL 1;
COMP "ddr3_dq<62>" LOCATE = SITE "Y16" LEVEL 1;
COMP "ddr3_dq<61>" LOCATE = SITE "AD14" LEVEL 1;
COMP "ddr3_dq<63>" LOCATE = SITE "Y15" LEVEL 1;
COMP "ddr3_dq<56>" LOCATE = SITE "AA15" LEVEL 1;
COMP "ADC_DLDN<0>" LOCATE = SITE "AH30" LEVEL 1;
COMP "ddr3_dq<55>" LOCATE = SITE "AB18" LEVEL 1;
COMP "Trig_CH4_IN_N" LOCATE = SITE "U25" LEVEL 1;
COMP "ddr3_dq<58>" LOCATE = SITE "AA17" LEVEL 1;
COMP "ddr3_dq<57>" LOCATE = SITE "AB15" LEVEL 1;
COMP "ADC_DLDN<4>" LOCATE = SITE "AG28" LEVEL 1;
COMP "ddr3_dq<59>" LOCATE = SITE "AA16" LEVEL 1;
COMP "Trig_CH4_IN_P" LOCATE = SITE "T25" LEVEL 1;
COMP "ADC_DLDN<3>" LOCATE = SITE "AH27" LEVEL 1;
COMP "ADC_DLDN<2>" LOCATE = SITE "AK28" LEVEL 1;
COMP "ADC_DLDN<1>" LOCATE = SITE "AJ29" LEVEL 1;
COMP "ADC_DLDN<7>" LOCATE = SITE "AD26" LEVEL 1;
COMP "ddr3_dq<50>" LOCATE = SITE "AC19" LEVEL 1;
COMP "ADC_DLDN<6>" LOCATE = SITE "AE29" LEVEL 1;
COMP "ADC_DLDN<5>" LOCATE = SITE "AF30" LEVEL 1;
COMP "ddr3_dq<52>" LOCATE = SITE "AE18" LEVEL 1;
COMP "ddr3_dq<51>" LOCATE = SITE "AB19" LEVEL 1;
COMP "ADC_SCLK" LOCATE = SITE "G22" LEVEL 1;
COMP "ddr3_dq<54>" LOCATE = SITE "AB17" LEVEL 1;
COMP "ddr3_dq<53>" LOCATE = SITE "AD18" LEVEL 1;
COMP "ADC_CHDN<0>" LOCATE = SITE "M30" LEVEL 1;
COMP "ADC_CHDN<4>" LOCATE = SITE "N20" LEVEL 1;
COMP "ADC_CHDN<3>" LOCATE = SITE "N26" LEVEL 1;
COMP "ddr3_we_n" LOCATE = SITE "AG9" LEVEL 1;
COMP "ADC_CHDN<2>" LOCATE = SITE "M27" LEVEL 1;
COMP "ADC_CHDN<1>" LOCATE = SITE "N30" LEVEL 1;
COMP "ADC_CHDN<7>" LOCATE = SITE "N24" LEVEL 1;
COMP "CH2_4094_din" LOCATE = SITE "L11" LEVEL 1;
COMP "ADC_CHDN<6>" LOCATE = SITE "N22" LEVEL 1;
COMP "CH2_4094_str1" LOCATE = SITE "G15" LEVEL 1;
COMP "CH2_4094_str2" LOCATE = SITE "H15" LEVEL 1;
COMP "ADC_CHDN<5>" LOCATE = SITE "P22" LEVEL 1;
COMP "CH_TRIG_CKSEL" LOCATE = SITE "B14" LEVEL 1;
COMP "READYN" LOCATE = SITE "B17" LEVEL 1;
COMP "PE4320SMPCLK_CHOOSE" LOCATE = SITE "J19" LEVEL 1;
COMP "CH1_VIDEO_TRI_SYN" LOCATE = SITE "E11" LEVEL 1;
COMP "ddr3_addr<2>" LOCATE = SITE "AB8" LEVEL 1;
COMP "ddr3_addr<1>" LOCATE = SITE "AD9" LEVEL 1;
COMP "ddr3_addr<4>" LOCATE = SITE "AF11" LEVEL 1;
COMP "ddr3_addr<3>" LOCATE = SITE "Y10" LEVEL 1;
COMP "ddr3_addr<0>" LOCATE = SITE "AA8" LEVEL 1;
COMP "ADF4350_SCLK" LOCATE = SITE "G19" LEVEL 1;
COMP "ddr3_addr<9>" LOCATE = SITE "AC11" LEVEL 1;
COMP "Widen_pluse_p" LOCATE = SITE "AB27" LEVEL 1;
COMP "ddr3_addr<6>" LOCATE = SITE "AE11" LEVEL 1;
COMP "Widen_pluse_n" LOCATE = SITE "AC27" LEVEL 1;
COMP "ddr3_addr<5>" LOCATE = SITE "AA10" LEVEL 1;
COMP "ddr3_addr<8>" LOCATE = SITE "Y11" LEVEL 1;
COMP "PE4320_10MHz_CHOOSE" LOCATE = SITE "H17" LEVEL 1;
COMP "ddr3_addr<7>" LOCATE = SITE "AA12" LEVEL 1;
COMP "ADC_SYNCP" LOCATE = SITE "L25" LEVEL 1;
COMP "ADC_BHD<6>" LOCATE = SITE "V21" LEVEL 1;
COMP "ADC_BHD<5>" LOCATE = SITE "W21" LEVEL 1;
COMP "ADC_BHD<7>" LOCATE = SITE "U22" LEVEL 1;
COMP "CH_TRIG_Q0" LOCATE = SITE "J11" LEVEL 1;
COMP "ADC_BHD<0>" LOCATE = SITE "V29" LEVEL 1;
COMP "ADC_SYNCN" LOCATE = SITE "K25" LEVEL 1;
COMP "ADC_BHD<2>" LOCATE = SITE "U24" LEVEL 1;
COMP "ADC_BHD<1>" LOCATE = SITE "V25" LEVEL 1;
COMP "ADC_BHD<4>" LOCATE = SITE "V19" LEVEL 1;
COMP "ADC_BHD<3>" LOCATE = SITE "W23" LEVEL 1;
COMP "CH_TRIG_RESET" LOCATE = SITE "A13" LEVEL 1;
COMP "Trig_PXISTAR" LOCATE = SITE "F17" LEVEL 1;
COMP "Trig_CH1_IN_N" LOCATE = SITE "AD28" LEVEL 1;
COMP "ADF4350_DIN" LOCATE = SITE "K18" LEVEL 1;
COMP "Trig_CH1_IN_P" LOCATE = SITE "AD27" LEVEL 1;
COMP "Trig_CH3_IN_N" LOCATE = SITE "T28" LEVEL 1;
COMP "Trig_CH3_IN_P" LOCATE = SITE "R28" LEVEL 1;
COMP "ADF4350_CS" LOCATE = SITE "J18" LEVEL 1;
COMP "ddr3_dq<2>" LOCATE = SITE "AD3" LEVEL 1;
COMP "CH1_4094_sclk" LOCATE = SITE "D14" LEVEL 1;
COMP "ddr3_dq<1>" LOCATE = SITE "AC5" LEVEL 1;
COMP "ddr3_dq<4>" LOCATE = SITE "AC7" LEVEL 1;
COMP "ddr3_dq<3>" LOCATE = SITE "AC1" LEVEL 1;
COMP "LD<10>" LOCATE = SITE "AA22" LEVEL 1;
COMP "ADC_RSTN" LOCATE = SITE "C22" LEVEL 1;
COMP "LD<11>" LOCATE = SITE "AB20" LEVEL 1;
COMP "ddr3_dq<0>" LOCATE = SITE "AE6" LEVEL 1;
COMP "LD<12>" LOCATE = SITE "Y24" LEVEL 1;
COMP "LD<13>" LOCATE = SITE "AC21" LEVEL 1;
COMP "LD<14>" LOCATE = SITE "AC25" LEVEL 1;
COMP "ddr3_dq<9>" LOCATE = SITE "AE5" LEVEL 1;
COMP "LD<15>" LOCATE = SITE "AC22" LEVEL 1;
COMP "ddr3_dq<6>" LOCATE = SITE "AC2" LEVEL 1;
COMP "ddr3_dq<5>" LOCATE = SITE "AD6" LEVEL 1;
COMP "ddr3_dq<8>" LOCATE = SITE "AE4" LEVEL 1;
COMP "ddr3_dq<7>" LOCATE = SITE "AC4" LEVEL 1;
COMP "CH_TRIG_SYNC" LOCATE = SITE "C15" LEVEL 1;
COMP "ADC_BDRN" LOCATE = SITE "U28" LEVEL 1;
COMP "CH_TRIG_CKEN" LOCATE = SITE "B15" LEVEL 1;
COMP "ADCLK9418_SEL_CLK" LOCATE = SITE "H19" LEVEL 1;
COMP "ADC_DLD<6>" LOCATE = SITE "AD29" LEVEL 1;
COMP "ADC_DLD<5>" LOCATE = SITE "AE30" LEVEL 1;
COMP "ADC_DLD<7>" LOCATE = SITE "AC26" LEVEL 1;
COMP "ADC_DLD<0>" LOCATE = SITE "AG30" LEVEL 1;
COMP "CH2_pe4302_data" LOCATE = SITE "L13" LEVEL 1;
COMP "ADC_DLD<2>" LOCATE = SITE "AJ27" LEVEL 1;
COMP "ADC_DLD<1>" LOCATE = SITE "AJ28" LEVEL 1;
COMP "ADC_DLD<4>" LOCATE = SITE "AG27" LEVEL 1;
COMP "ADC_DLD<3>" LOCATE = SITE "AH26" LEVEL 1;
COMP "CH2_pe4302_sclk" LOCATE = SITE "L12" LEVEL 1;
COMP "EXTERN_TRIG_OUT" LOCATE = SITE "B19" LEVEL 1;
COMP "CH2_pe3402_le" LOCATE = SITE "K15" LEVEL 1;
COMP "ADC_ALDN<0>" LOCATE = SITE "D24" LEVEL 1;
COMP "LA<2>" LOCATE = SITE "AC24" LEVEL 1;
COMP "LA<3>" LOCATE = SITE "AD22" LEVEL 1;
COMP "LA<4>" LOCATE = SITE "AD24" LEVEL 1;
COMP "eeprom1_SCl" LOCATE = SITE "H22" LEVEL 1;
COMP "eeprom1_SDA" LOCATE = SITE "D21" LEVEL 1;
COMP "LA<5>" LOCATE = SITE "AD21" LEVEL 1;
COMP "ADC_ALDN<4>" LOCATE = SITE "A23" LEVEL 1;
COMP "ADC_AHD<6>" LOCATE = SITE "G27" LEVEL 1;
COMP "LA<6>" LOCATE = SITE "AE25" LEVEL 1;
COMP "ADC_ALDN<3>" LOCATE = SITE "A27" LEVEL 1;
COMP "ADC_AHD<5>" LOCATE = SITE "G29" LEVEL 1;
COMP "LA<7>" LOCATE = SITE "AE21" LEVEL 1;
COMP "ADC_ALDN<2>" LOCATE = SITE "B24" LEVEL 1;
COMP "LA<8>" LOCATE = SITE "AF25" LEVEL 1;
COMP "ADC_ALDN<1>" LOCATE = SITE "D23" LEVEL 1;
COMP "ADC_AHD<7>" LOCATE = SITE "H24" LEVEL 1;
COMP "ADF4355_CS" LOCATE = SITE "J17" LEVEL 1;
COMP "CH2_4094_sclk" LOCATE = SITE "K11" LEVEL 1;
COMP "LA<9>" LOCATE = SITE "AF22" LEVEL 1;
COMP "ADC_ALDN<7>" LOCATE = SITE "G24" LEVEL 1;
COMP "ADC_ALDN<6>" LOCATE = SITE "E25" LEVEL 1;
COMP "ADC_ALDN<5>" LOCATE = SITE "E26" LEVEL 1;
COMP "ADC_AHD<0>" LOCATE = SITE "D29" LEVEL 1;
COMP "ADC_AHD<2>" LOCATE = SITE "B30" LEVEL 1;
COMP "ADC_AHD<1>" LOCATE = SITE "C29" LEVEL 1;
COMP "ADC_AHD<4>" LOCATE = SITE "G28" LEVEL 1;
COMP "ADC_AHD<3>" LOCATE = SITE "E29" LEVEL 1;
COMP "EXTERN_TRIG_AND_ARM_IN" LOCATE = SITE "C19" LEVEL 1;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<33>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1"
        PINNAME CLKBWRCLK;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKARDCLK;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        _i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>
        = BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        _i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        _i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
TIMEGRP D_CLK = BEL "fifo_all_wen_dly1" BEL "data_to_ram_dly1_0" BEL
        "data_to_ram_dly1_1" BEL "data_to_ram_dly1_2" BEL "data_to_ram_dly1_3"
        BEL "data_to_ram_dly1_4" BEL "data_to_ram_dly1_5" BEL
        "data_to_ram_dly1_6" BEL "data_to_ram_dly1_7" BEL "data_to_ram_dly1_8"
        BEL "data_to_ram_dly1_9" BEL "data_to_ram_dly1_10" BEL
        "data_to_ram_dly1_11" BEL "data_to_ram_dly1_12" BEL
        "data_to_ram_dly1_13" BEL "data_to_ram_dly1_14" BEL
        "data_to_ram_dly1_15" BEL "data_to_ram_dly1_16" BEL
        "data_to_ram_dly1_17" BEL "data_to_ram_dly1_18" BEL
        "data_to_ram_dly1_19" BEL "data_to_ram_dly1_20" BEL
        "data_to_ram_dly1_21" BEL "data_to_ram_dly1_22" BEL
        "data_to_ram_dly1_23" BEL "data_to_ram_dly1_24" BEL
        "data_to_ram_dly1_25" BEL "data_to_ram_dly1_26" BEL
        "data_to_ram_dly1_27" BEL "data_to_ram_dly1_28" BEL
        "data_to_ram_dly1_29" BEL "data_to_ram_dly1_30" BEL
        "data_to_ram_dly1_31" BEL "data_to_ram_dly1_32" BEL
        "data_to_ram_dly1_33" BEL "data_to_ram_dly1_34" BEL
        "data_to_ram_dly1_35" BEL "data_to_ram_dly1_36" BEL
        "data_to_ram_dly1_37" BEL "data_to_ram_dly1_38" BEL
        "data_to_ram_dly1_39" BEL "data_to_ram_dly1_40" BEL
        "data_to_ram_dly1_41" BEL "data_to_ram_dly1_42" BEL
        "data_to_ram_dly1_43" BEL "data_to_ram_dly1_44" BEL
        "data_to_ram_dly1_45" BEL "data_to_ram_dly1_46" BEL
        "data_to_ram_dly1_47" BEL "data_to_ram_dly1_48" BEL
        "data_to_ram_dly1_49" BEL "data_to_ram_dly1_50" BEL
        "data_to_ram_dly1_51" BEL "data_to_ram_dly1_52" BEL
        "data_to_ram_dly1_53" BEL "data_to_ram_dly1_54" BEL
        "data_to_ram_dly1_55" BEL "data_to_ram_dly1_56" BEL
        "data_to_ram_dly1_57" BEL "data_to_ram_dly1_58" BEL
        "data_to_ram_dly1_59" BEL "data_to_ram_dly1_60" BEL
        "data_to_ram_dly1_61" BEL "data_to_ram_dly1_62" BEL
        "data_to_ram_dly1_63" BEL "data_to_ram_dly1_64" BEL
        "data_to_ram_dly1_65" BEL "data_to_ram_dly1_66" BEL
        "data_to_ram_dly1_67" BEL "data_to_ram_dly1_68" BEL
        "data_to_ram_dly1_69" BEL "data_to_ram_dly1_70" BEL
        "data_to_ram_dly1_71" BEL "data_to_ram_dly1_72" BEL
        "data_to_ram_dly1_73" BEL "data_to_ram_dly1_74" BEL
        "data_to_ram_dly1_75" BEL "data_to_ram_dly1_76" BEL
        "data_to_ram_dly1_77" BEL "data_to_ram_dly1_78" BEL
        "data_to_ram_dly1_79" BEL "data_to_ram_dly1_80" BEL
        "data_to_ram_dly1_81" BEL "data_to_ram_dly1_82" BEL
        "data_to_ram_dly1_83" BEL "data_to_ram_dly1_84" BEL
        "data_to_ram_dly1_85" BEL "data_to_ram_dly1_86" BEL
        "data_to_ram_dly1_87" BEL "data_to_ram_dly1_88" BEL
        "data_to_ram_dly1_89" BEL "data_to_ram_dly1_90" BEL
        "data_to_ram_dly1_91" BEL "data_to_ram_dly1_92" BEL
        "data_to_ram_dly1_93" BEL "data_to_ram_dly1_94" BEL
        "data_to_ram_dly1_95" BEL "data_to_ram_dly1_96" BEL
        "data_to_ram_dly1_97" BEL "data_to_ram_dly1_98" BEL
        "data_to_ram_dly1_99" BEL "data_to_ram_dly1_100" BEL
        "data_to_ram_dly1_101" BEL "data_to_ram_dly1_102" BEL
        "data_to_ram_dly1_103" BEL "data_to_ram_dly1_104" BEL
        "data_to_ram_dly1_105" BEL "data_to_ram_dly1_106" BEL
        "data_to_ram_dly1_107" BEL "data_to_ram_dly1_108" BEL
        "data_to_ram_dly1_109" BEL "data_to_ram_dly1_110" BEL
        "data_to_ram_dly1_111" BEL "data_to_ram_dly1_112" BEL
        "data_to_ram_dly1_113" BEL "data_to_ram_dly1_114" BEL
        "data_to_ram_dly1_115" BEL "data_to_ram_dly1_116" BEL
        "data_to_ram_dly1_117" BEL "data_to_ram_dly1_118" BEL
        "data_to_ram_dly1_119" BEL "data_to_ram_dly1_120" BEL
        "data_to_ram_dly1_121" BEL "data_to_ram_dly1_122" BEL
        "data_to_ram_dly1_123" BEL "data_to_ram_dly1_124" BEL
        "data_to_ram_dly1_125" BEL "data_to_ram_dly1_126" BEL
        "data_to_ram_dly1_127" BEL "ADC_DATA_RX_Inst/data_rx_NEW_out_0" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_1" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_2" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_3" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_4" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_5" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_6" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_7" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_8" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_9" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_10" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_11" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_12" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_13" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_14" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_15" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_16" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_17" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_18" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_19" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_20" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_21" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_22" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_23" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_24" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_25" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_26" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_27" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_28" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_29" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_30" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_31" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_32" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_33" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_34" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_35" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_36" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_37" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_38" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_39" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_40" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_41" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_42" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_43" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_44" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_45" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_46" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_47" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_48" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_49" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_50" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_51" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_52" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_53" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_54" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_55" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_56" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_57" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_58" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_59" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_60" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_61" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_62" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_63" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_64" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_65" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_66" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_67" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_68" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_69" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_70" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_71" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_72" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_73" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_74" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_75" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_76" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_77" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_78" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_79" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_80" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_81" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_82" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_83" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_84" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_85" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_86" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_87" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_88" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_89" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_90" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_91" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_92" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_93" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_94" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_95" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_96" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_97" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_98" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_99" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_100" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_101" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_102" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_103" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_104" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_105" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_106" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_107" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_108" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_109" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_110" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_111" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_112" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_113" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_114" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_115" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_116" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_117" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_118" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_119" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_120" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_121" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_122" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_123" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_124" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_125" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_126" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_127" BEL
        "ADC_DATA_RX_Inst/fifo_all_wen" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_0" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_1" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_2" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_3" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_4" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_5" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_6" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_7" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_8" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_9" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_10" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_11" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_12" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_13" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_14" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_15" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_16" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_17" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_18" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_19" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_20" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_21" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_22" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_23" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_24" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_25" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_26" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_27" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_28" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_29" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_30" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_31" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_32" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_33" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_34" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_35" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_36" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_37" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_38" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_39" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_40" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_41" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_42" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_43" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_44" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_45" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_46" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_47" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_48" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_49" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_50" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_51" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_52" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_53" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_54" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_55" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_56" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_57" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_58" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_59" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_60" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_61" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_62" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_63" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_64" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_65" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_66" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_67" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_68" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_69" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_70" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_71" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_72" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_73" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_74" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_75" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_76" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_77" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_78" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_79" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_80" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_81" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_82" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_83" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_84" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_85" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_86" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_87" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_88" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_89" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_90" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_91" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_92" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_93" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_94" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_95" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_96" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_97" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_98" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_99" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_100" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_101" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_102" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_103" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_104" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_105" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_106" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_107" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_108" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_109" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_110" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_111" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_112" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_113" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_114" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_115" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_116" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_117" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_118" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_119" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_120" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_121" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_122" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_123" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_124" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_125" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_126" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_127" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_0" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_3" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_4" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_5" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_6" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_7" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_8" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_9" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_10" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_11" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_12" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_13" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_14" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_15" BEL
        "ADC_DATA_RX_Inst/scan_inst0/rden_scan_dly1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/rden_scan_dly2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_stop" BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_rd_en" BEL
        "ADC_DATA_RX_Inst/scan_inst0/CS_STATE_FSM_FFd3" BEL
        "ADC_DATA_RX_Inst/scan_inst0/CS_STATE_FSM_FFd2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/CS_STATE_FSM_FFd1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_0" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_3" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_4" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_5" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_6" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_7" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_8" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_9" BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/clkenout"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/enout1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_32" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_33" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_34" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_35" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_36" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_37" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_38" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_39" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_40" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_41" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_42" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_43" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_44" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_45" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_46" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_47" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_48" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_49" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_50" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_51" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_52" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_53" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_54" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_55" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_56" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_57" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_58" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_59" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_60" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_61" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_62" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_63" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_64" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_65" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_66" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_67" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_68" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_69" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_70" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_71" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_72" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_73" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_74" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_75" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_76" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_77" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_78" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_79" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_80" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_81" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_82" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_83" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_84" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_85" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_86" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_87" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_88" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_89" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_90" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_91" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_92" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_93" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_94" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_95" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_96" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_97" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_98" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_99" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_100" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_101" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_102" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_103" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_104" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_105" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_106" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_107" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_108" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_109" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_110" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_111" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_112" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_113" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_114" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_115" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_116" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_117" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_118" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_119" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_120" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_121" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_122" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_123" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_124" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_125" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_126" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_127" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/cc" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/wclken" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_32" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_33" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_34" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_35" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_36" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_37" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_38" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_39" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_40" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_41" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_42" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_43" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_44" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_45" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_46" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_47" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_48" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_49" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_50" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_51" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_52" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_53" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_54" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_55" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_56" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_57" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_58" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_59" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_60" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_61" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_62" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_63" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_64" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_65" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_66" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_67" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_68" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_69" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_70" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_71" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_72" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_73" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_74" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_75" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_76" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_77" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_78" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_79" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_80" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_81" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_82" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_83" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_84" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_85" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_86" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_87" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_88" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_89" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_90" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_91" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_92" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_93" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_94" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_95" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_96" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_97" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_98" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_99" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_100" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_101" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_102" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_103" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_104" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_105" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_106" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_107" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_108" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_109" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_110" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_111" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_112" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_113" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_114" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_115" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_116" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_117" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_118" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_119" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_120" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_121" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_122" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_123" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_124" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_125" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_126" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_127" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/ss_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/ss_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_31" BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/clkenout"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_7"
        BEL "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/c"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_32"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_33"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_34"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_35"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_36"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_37"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_38"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_39"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_40"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_41"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_42"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_43"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_44"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_45"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_46"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_47"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_48"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_49"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_50"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_51"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_52"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_53"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_54"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_55"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_56"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_57"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_58"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_59"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_60"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_61"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_62"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_63"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_64"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_65"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_66"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_67"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_68"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_69"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_70"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_71"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_72"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_73"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_74"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_75"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_76"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_77"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_78"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_79"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_80"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_81"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_82"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_83"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_84"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_85"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_86"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_87"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_88"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_89"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_90"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_91"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_92"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_93"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_94"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_95"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_96"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_97"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_98"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_99"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_100"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_101"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_102"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_103"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_104"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_105"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_106"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_107"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_108"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_109"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_110"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_111"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_112"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_113"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_114"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_115"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_116"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_117"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_118"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_119"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_120"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_121"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_122"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_123"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_124"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_125"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_126"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_127"
        BEL "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/ss"
        BEL "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_0" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_0" BEL
        "ADC_DATA_RX_Inst/Mshreg_count_clr_dly2" BEL
        "ADC_DATA_RX_Inst/count_clr_dly2" BEL
        "ADC_DATA_RX_Inst/Mshreg_extract_enable_dly2" BEL
        "ADC_DATA_RX_Inst/extract_enable_dly2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_1" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_1" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_2" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_3" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_3" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_4" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_4" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_5" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_5" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_6" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_6" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_7" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_7" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_8" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_8" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_9" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_9" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_10" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_10" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_11" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_11" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_12" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_12" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_13" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_13" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_14" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_14" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_17" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_17" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_15" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_15" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_16" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_16" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_18" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_18" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_19" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_19" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_20" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_20" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_21" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_21" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_22" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_22" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_23" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_23" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_24" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_24" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_25" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_25" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_26" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_26" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_27" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_27" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_28" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_28" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_29" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_29" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_30" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_30" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_31" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_31" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_1" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_1" BEL
        "ADC_DATA_RX_Inst/Mshreg_peak_mode_dly2" BEL
        "ADC_DATA_RX_Inst/peak_mode_dly2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_0" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_0" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_2" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_3" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_3" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_4" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_4" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_5" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_5" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_6" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_6" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_7" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_7" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_8" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_8" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_9" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_9" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_10" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_10" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_11" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_11" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_12" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_12" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_13" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_13" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_14" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_14" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_15" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_15" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_16" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_16" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_17" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_17" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_18" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_18" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_19" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_19" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_20" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_20" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_21" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_21" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_22" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_22" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_23" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_23" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_24" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_24" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_25" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_25" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_26" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_26" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_27" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_27" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_28" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_28" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_29" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_29" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_30" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_30" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_31" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_31" BEL
        "TRIG_System_Inst/pattern_state_0" BEL
        "TRIG_System_Inst/pattern_state_1" BEL
        "TRIG_System_Inst/pattern_state_2" BEL
        "TRIG_System_Inst/pattern_state_3" BEL
        "TRIG_System_Inst/pattern_match" BEL "TRIG_System_Inst/arm_in" BEL
        "TRIG_System_Inst/trig_rise" BEL "TRIG_System_Inst/arm_in_dly3" BEL
        "TRIG_System_Inst/auto_rd_en_dly4" BEL
        "TRIG_System_Inst/trig_inst0/trigin_dly1" BEL
        "TRIG_System_Inst/trig_inst0/cnt_over_status" BEL
        "TRIG_System_Inst/trig_inst0/trig_status" BEL
        "TRIG_System_Inst/trig_inst0/trigged" BEL
        "TRIG_System_Inst/trig_inst0/trigin_dly2" BEL
        "TRIG_System_Inst/trig_inst0/prefinished" BEL
        "TRIG_System_Inst/trig_inst0/auto_rd_en" BEL
        "TRIG_System_Inst/trig_inst0/cnt_over_dly1" BEL
        "TRIG_System_Inst/trig_inst0/cnt_over_dly2" BEL
        "TRIG_System_Inst/trig_inst0/ss_0" BEL
        "TRIG_System_Inst/trig_inst0/ss_1" BEL
        "TRIG_System_Inst/trig_inst0/ss_2" BEL
        "TRIG_System_Inst/trig_inst0/ss_3" BEL
        "TRIG_System_Inst/trig_inst0/ss_4" BEL
        "TRIG_System_Inst/trig_inst0/ss_5" BEL
        "TRIG_System_Inst/trig_inst0/ss_6" BEL
        "TRIG_System_Inst/trig_inst0/ss_7" BEL
        "TRIG_System_Inst/trig_inst0/ss_8" BEL
        "TRIG_System_Inst/trig_inst0/ss_9" BEL
        "TRIG_System_Inst/trig_inst0/ss_10" BEL
        "TRIG_System_Inst/trig_inst0/ss_11" BEL
        "TRIG_System_Inst/trig_inst0/ss_12" BEL
        "TRIG_System_Inst/trig_inst0/ss_13" BEL
        "TRIG_System_Inst/trig_inst0/ss_14" BEL
        "TRIG_System_Inst/trig_inst0/ss_15" BEL
        "TRIG_System_Inst/trig_inst0/ss_16" BEL
        "TRIG_System_Inst/trig_inst0/ss_17" BEL
        "TRIG_System_Inst/trig_inst0/ss_18" BEL
        "TRIG_System_Inst/trig_inst0/ss_19" BEL
        "TRIG_System_Inst/trig_inst0/ss_20" BEL
        "TRIG_System_Inst/trig_inst0/ss_21" BEL
        "TRIG_System_Inst/trig_inst0/ss_22" BEL
        "TRIG_System_Inst/trig_inst0/ss_23" BEL
        "TRIG_System_Inst/trig_inst0/ss_24" BEL
        "TRIG_System_Inst/trig_inst0/ss_25" BEL
        "TRIG_System_Inst/trig_inst0/ss_26" BEL
        "TRIG_System_Inst/trig_inst0/ss_27" BEL
        "TRIG_System_Inst/trig_inst0/ss_28" BEL
        "TRIG_System_Inst/trig_inst0/ss_29" BEL
        "TRIG_System_Inst/trig_inst0/ss_30" BEL
        "TRIG_System_Inst/trig_inst0/ss_31" BEL
        "TRIG_System_Inst/trig_inst0/Mshreg_auto_normal_ctrl_dly2" BEL
        "TRIG_System_Inst/trig_inst0/auto_normal_ctrl_dly2" BEL
        "TRIG_System_Inst/freq_measure_inst0/first" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_en" BEL
        "TRIG_System_Inst/freq_measure_inst0/status" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_clk_dly1" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_clk_dly2" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_clk_dly3" BEL
        "TRIG_System_Inst/TDC_Inst/D_flip_flop_inst2/qb_temp" BEL
        "TRIG_System_Inst/TDC_Inst/D_flip_flop_inst3/q_temp" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/reflk_dly1" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/reflk_dly2" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_0" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_1" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_2" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_3" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_4" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_5" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_6" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_7" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_8" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_9" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_10" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_11" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_12" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_13" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_14" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_15" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_16" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_17" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_18" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_19" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_20" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_21" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_22" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_23" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_24" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_25" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_26" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_27" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_28" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_29" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_30" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_31" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/reflk_dly3" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_0" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_1" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_2" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_3" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_4" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_5" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_6" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_7" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_8" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_9" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_10" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_11" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_12" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_13" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_14" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_15" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_16" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_17" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_18" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_19" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_20" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_21" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_22" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_23" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_24" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_25" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_26" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_27" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_28" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_29" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_30" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_31" BEL
        "TRIG_System_Inst/arm_trig_rise" BEL "TRIG_System_Inst/arm_trig_fall"
        BEL "TRIG_System_Inst/Mshreg_arm_in_dly2" BEL
        "TRIG_System_Inst/arm_in_dly2" BEL
        "TRIG_System_Inst/Mshreg_auto_rd_en_dly3" BEL
        "TRIG_System_Inst/auto_rd_en_dly3" BEL "_i000008/addr_wr_init_r_0" BEL
        "_i000008/addr_wr_init_r_1" BEL "_i000008/addr_wr_init_r_2" BEL
        "_i000008/addr_wr_init_r_3" BEL "_i000008/addr_wr_init_r_4" BEL
        "_i000008/addr_wr_init_r_5" BEL "_i000008/addr_wr_init_r_6" BEL
        "_i000008/addr_wr_init_r_7" BEL "_i000008/ren1_rfifo_ddr3" BEL
        "_i000008/first" BEL "_i000008/app_cmd_r,app_addr_r_26" BEL
        "_i000008/app_cmd_r,app_addr_r_25" BEL
        "_i000008/app_cmd_r,app_addr_r_24" BEL
        "_i000008/app_cmd_r,app_addr_r_23" BEL
        "_i000008/app_cmd_r,app_addr_r_22" BEL
        "_i000008/app_cmd_r,app_addr_r_21" BEL
        "_i000008/app_cmd_r,app_addr_r_20" BEL
        "_i000008/app_cmd_r,app_addr_r_19" BEL
        "_i000008/app_cmd_r,app_addr_r_18" BEL
        "_i000008/app_cmd_r,app_addr_r_17" BEL
        "_i000008/app_cmd_r,app_addr_r_16" BEL
        "_i000008/app_cmd_r,app_addr_r_15" BEL
        "_i000008/app_cmd_r,app_addr_r_14" BEL
        "_i000008/app_cmd_r,app_addr_r_13" BEL
        "_i000008/app_cmd_r,app_addr_r_12" BEL
        "_i000008/app_cmd_r,app_addr_r_11" BEL
        "_i000008/app_cmd_r,app_addr_r_10" BEL
        "_i000008/app_cmd_r,app_addr_r_9" BEL
        "_i000008/app_cmd_r,app_addr_r_8" BEL
        "_i000008/app_cmd_r,app_addr_r_7" BEL
        "_i000008/app_cmd_r,app_addr_r_6" BEL
        "_i000008/app_cmd_r,app_addr_r_5" BEL
        "_i000008/app_cmd_r,app_addr_r_4" BEL
        "_i000008/app_cmd_r,app_addr_r_3" BEL
        "_i000008/app_cmd_r,app_addr_r_2" BEL
        "_i000008/app_cmd_r,app_addr_r_1" BEL
        "_i000008/app_cmd_r,app_addr_r_0" BEL "_i000008/ren2_rfifo_ddr3" BEL
        "_i000008/rd_en_rfifo" BEL "_i000008/prog_full_512bto128b_dly1" BEL
        "_i000008/prog_full_512bto128b_dly2" BEL "_i000008/DDR3_state_t_0" BEL
        "_i000008/DDR3_state_t_1" BEL "_i000008/DDR3_state_t_2" BEL
        "_i000008/DDR3_state_t_3" BEL "_i000008/DDR3_state_FSM_FFd3" BEL
        "_i000008/DDR3_state_FSM_FFd4" BEL "_i000008/DDR3_state_FSM_FFd2" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_0" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_1" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_2" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_clr" BEL
        "_i000008/wr_addr_gen_inst/cnt_en_addr" BEL
        "_i000008/wr_addr_gen_inst/syn_en_addr" BEL
        "_i000008/wr_addr_gen_inst/cnt_stop" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_3" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_8" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_9" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_10" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_11" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_12" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_13" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_14" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_15" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_16" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_17" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_18" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_19" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_20" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_21" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_22" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_23" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_24" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_25" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_26" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_27" BEL
        "_i000008/wr_addr_gen_inst/cnt_equal_reg1" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_0" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_1" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_2" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_en_wait" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_0" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_1" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_2" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_3" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_4" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_5" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_6" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_7" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_8" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_9" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_10" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_11" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_12" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_13" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_14" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_15" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_16" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_17" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_18" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_19" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_20" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_21" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_22" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_23" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_24" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_25" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_26" BEL
        "_i000008/wr_addr_gen_inst/cnt_equal_reg2" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_0" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_1" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_2" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_3" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_4" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_5" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_6" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_7" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_8" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_9" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_10" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_11" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_12" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_13" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_14" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_15" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_16" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_17" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_18" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_19" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_20" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_21" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_22" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_23" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_24" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_25" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_26" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_3" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_8" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_9" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_10" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_11" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_12" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_13" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_14" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_15" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_16" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_17" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_18" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_19" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_20" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_21" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_22" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_23" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_24" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_25" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_26" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_27" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd3" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd4" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd2" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd1" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_0" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_1" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_2" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_4" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_5" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_6" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_7" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_8" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_9" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_10" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_11" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_12" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_13" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_14" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_15" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_16" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_17" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_18" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_19" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_20" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_21" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_22" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_23" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_24" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_25" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_26" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_27" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_0" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_1" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_2" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_4" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_5" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_6" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_7" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_8" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_9" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_10" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_11" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_12" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_13" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_14" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_15" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_16" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_17" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_18" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_19" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_20" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_21" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_22" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_23" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_24" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_25" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_26" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_27" BEL
        "_i000008/wr_addr_gen_inst/write_stop" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_4" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_4" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_5" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_5" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_6" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_6" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_7" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_7" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_0" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_1" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_2" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_3" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_1" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_2" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_3" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_4" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_5" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_6" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_7" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_8" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_9" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_10" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_11" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_12" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_13" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_14" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_15" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_16" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_17" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_18" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_19" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_20" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_21" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_22" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_23" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_24" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_25" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_26" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_27" BEL
        "_i000008/rd_addr_gen_inst/syn_en_addr" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_0" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_1" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_2" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_3" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_4" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_5" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_6" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_7" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_8" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_9" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_10" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_11" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_12" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_13" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_14" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_15" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_16" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_17" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_18" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_19" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_20" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_21" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_22" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_23" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_24" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_25" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_26" BEL
        "_i000008/rd_addr_gen_inst/read_stop" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_0" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_1" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_2" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_3" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_4" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_5" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_6" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_7" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_8" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_9" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_10" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_11" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_12" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_13" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_14" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_15" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_16" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_17" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_18" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_19" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_20" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_21" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_22" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_23" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_24" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_25" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_26" BEL
        "_i000008/rd_addr_gen_inst/cmp_result" BEL
        "_i000008/rd_addr_gen_inst/cmp_result_reg" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_3" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_4" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_5" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_6" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_7" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_8" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_9" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_10" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_11" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_12" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_13" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_14" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_15" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_16" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_17" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_18" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_19" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_20" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_21" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_22" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_23" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_24" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_25" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_26" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_27" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_0" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_1" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_2" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_3" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_4" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_5" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_6" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_7" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_8" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_9" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_10" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_11" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_12" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_13" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_14" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_15" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_16" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_17" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_18" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_19" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_20" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_21" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_22" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_23" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_24" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_25" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_26" BEL
        "_i000008/rd_addr_gen_inst/cnt_clr" BEL
        "_i000008/rd_addr_gen_inst/Mshreg_num_rd_r_o" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_o" BEL "_i000008/ren_ddr3_r1" BEL
        "_i000008/syn_en_ad_r" BEL "_i000008/wen_ddr3_r1" BEL
        "_i000008/wen_ddr3_r2" BEL "_i000008/ren_ddr3_r2" BEL
        "_i000008/wen_fifo_adc" BEL "_i000008/phy_init_done_r" BEL
        "_i000008/app_en_r" BEL "_i000008/begin_wr_ddr3" BEL
        "_i000008/begin_rd_ddr3" BEL "_i000008/Mshreg_din_fifo_adc_0" BEL
        "_i000008/din_fifo_adc_0" BEL "_i000008/Mshreg_din_fifo_adc_1" BEL
        "_i000008/din_fifo_adc_1" BEL "_i000008/Mshreg_din_fifo_adc_2" BEL
        "_i000008/din_fifo_adc_2" BEL "_i000008/Mshreg_din_fifo_adc_3" BEL
        "_i000008/din_fifo_adc_3" BEL "_i000008/Mshreg_din_fifo_adc_4" BEL
        "_i000008/din_fifo_adc_4" BEL "_i000008/Mshreg_din_fifo_adc_5" BEL
        "_i000008/din_fifo_adc_5" BEL "_i000008/Mshreg_din_fifo_adc_6" BEL
        "_i000008/din_fifo_adc_6" BEL "_i000008/Mshreg_din_fifo_adc_7" BEL
        "_i000008/din_fifo_adc_7" BEL "_i000008/Mshreg_din_fifo_adc_8" BEL
        "_i000008/din_fifo_adc_8" BEL "_i000008/Mshreg_din_fifo_adc_9" BEL
        "_i000008/din_fifo_adc_9" BEL "_i000008/Mshreg_din_fifo_adc_10" BEL
        "_i000008/din_fifo_adc_10" BEL "_i000008/Mshreg_din_fifo_adc_11" BEL
        "_i000008/din_fifo_adc_11" BEL "_i000008/Mshreg_din_fifo_adc_12" BEL
        "_i000008/din_fifo_adc_12" BEL "_i000008/Mshreg_din_fifo_adc_13" BEL
        "_i000008/din_fifo_adc_13" BEL "_i000008/Mshreg_din_fifo_adc_14" BEL
        "_i000008/din_fifo_adc_14" BEL "_i000008/Mshreg_din_fifo_adc_15" BEL
        "_i000008/din_fifo_adc_15" BEL "_i000008/Mshreg_din_fifo_adc_16" BEL
        "_i000008/din_fifo_adc_16" BEL "_i000008/Mshreg_din_fifo_adc_17" BEL
        "_i000008/din_fifo_adc_17" BEL "_i000008/Mshreg_din_fifo_adc_18" BEL
        "_i000008/din_fifo_adc_18" BEL "_i000008/Mshreg_din_fifo_adc_19" BEL
        "_i000008/din_fifo_adc_19" BEL "_i000008/Mshreg_din_fifo_adc_20" BEL
        "_i000008/din_fifo_adc_20" BEL "_i000008/Mshreg_din_fifo_adc_21" BEL
        "_i000008/din_fifo_adc_21" BEL "_i000008/Mshreg_din_fifo_adc_22" BEL
        "_i000008/din_fifo_adc_22" BEL "_i000008/Mshreg_din_fifo_adc_23" BEL
        "_i000008/din_fifo_adc_23" BEL "_i000008/Mshreg_din_fifo_adc_24" BEL
        "_i000008/din_fifo_adc_24" BEL "_i000008/Mshreg_din_fifo_adc_25" BEL
        "_i000008/din_fifo_adc_25" BEL "_i000008/Mshreg_din_fifo_adc_26" BEL
        "_i000008/din_fifo_adc_26" BEL "_i000008/Mshreg_din_fifo_adc_27" BEL
        "_i000008/din_fifo_adc_27" BEL "_i000008/Mshreg_din_fifo_adc_28" BEL
        "_i000008/din_fifo_adc_28" BEL "_i000008/Mshreg_din_fifo_adc_29" BEL
        "_i000008/din_fifo_adc_29" BEL "_i000008/Mshreg_din_fifo_adc_30" BEL
        "_i000008/din_fifo_adc_30" BEL "_i000008/Mshreg_din_fifo_adc_31" BEL
        "_i000008/din_fifo_adc_31" BEL "_i000008/Mshreg_din_fifo_adc_32" BEL
        "_i000008/din_fifo_adc_32" BEL "_i000008/Mshreg_din_fifo_adc_33" BEL
        "_i000008/din_fifo_adc_33" BEL "_i000008/Mshreg_din_fifo_adc_34" BEL
        "_i000008/din_fifo_adc_34" BEL "_i000008/Mshreg_din_fifo_adc_35" BEL
        "_i000008/din_fifo_adc_35" BEL "_i000008/Mshreg_din_fifo_adc_36" BEL
        "_i000008/din_fifo_adc_36" BEL "_i000008/Mshreg_din_fifo_adc_37" BEL
        "_i000008/din_fifo_adc_37" BEL "_i000008/Mshreg_din_fifo_adc_38" BEL
        "_i000008/din_fifo_adc_38" BEL "_i000008/Mshreg_din_fifo_adc_39" BEL
        "_i000008/din_fifo_adc_39" BEL "_i000008/Mshreg_din_fifo_adc_40" BEL
        "_i000008/din_fifo_adc_40" BEL "_i000008/Mshreg_din_fifo_adc_41" BEL
        "_i000008/din_fifo_adc_41" BEL "_i000008/Mshreg_din_fifo_adc_42" BEL
        "_i000008/din_fifo_adc_42" BEL "_i000008/Mshreg_din_fifo_adc_43" BEL
        "_i000008/din_fifo_adc_43" BEL "_i000008/Mshreg_din_fifo_adc_44" BEL
        "_i000008/din_fifo_adc_44" BEL "_i000008/Mshreg_din_fifo_adc_45" BEL
        "_i000008/din_fifo_adc_45" BEL "_i000008/Mshreg_din_fifo_adc_46" BEL
        "_i000008/din_fifo_adc_46" BEL "_i000008/Mshreg_din_fifo_adc_47" BEL
        "_i000008/din_fifo_adc_47" BEL "_i000008/Mshreg_din_fifo_adc_48" BEL
        "_i000008/din_fifo_adc_48" BEL "_i000008/Mshreg_din_fifo_adc_49" BEL
        "_i000008/din_fifo_adc_49" BEL "_i000008/Mshreg_din_fifo_adc_50" BEL
        "_i000008/din_fifo_adc_50" BEL "_i000008/Mshreg_din_fifo_adc_51" BEL
        "_i000008/din_fifo_adc_51" BEL "_i000008/Mshreg_din_fifo_adc_52" BEL
        "_i000008/din_fifo_adc_52" BEL "_i000008/Mshreg_din_fifo_adc_53" BEL
        "_i000008/din_fifo_adc_53" BEL "_i000008/Mshreg_din_fifo_adc_54" BEL
        "_i000008/din_fifo_adc_54" BEL "_i000008/Mshreg_din_fifo_adc_55" BEL
        "_i000008/din_fifo_adc_55" BEL "_i000008/Mshreg_din_fifo_adc_56" BEL
        "_i000008/din_fifo_adc_56" BEL "_i000008/Mshreg_din_fifo_adc_57" BEL
        "_i000008/din_fifo_adc_57" BEL "_i000008/Mshreg_din_fifo_adc_58" BEL
        "_i000008/din_fifo_adc_58" BEL "_i000008/Mshreg_din_fifo_adc_59" BEL
        "_i000008/din_fifo_adc_59" BEL "_i000008/Mshreg_din_fifo_adc_60" BEL
        "_i000008/din_fifo_adc_60" BEL "_i000008/Mshreg_din_fifo_adc_61" BEL
        "_i000008/din_fifo_adc_61" BEL "_i000008/Mshreg_din_fifo_adc_62" BEL
        "_i000008/din_fifo_adc_62" BEL "_i000008/Mshreg_din_fifo_adc_63" BEL
        "_i000008/din_fifo_adc_63" BEL "_i000008/Mshreg_din_fifo_adc_64" BEL
        "_i000008/din_fifo_adc_64" BEL "_i000008/Mshreg_din_fifo_adc_65" BEL
        "_i000008/din_fifo_adc_65" BEL "_i000008/Mshreg_din_fifo_adc_66" BEL
        "_i000008/din_fifo_adc_66" BEL "_i000008/Mshreg_din_fifo_adc_67" BEL
        "_i000008/din_fifo_adc_67" BEL "_i000008/Mshreg_din_fifo_adc_68" BEL
        "_i000008/din_fifo_adc_68" BEL "_i000008/Mshreg_din_fifo_adc_69" BEL
        "_i000008/din_fifo_adc_69" BEL "_i000008/Mshreg_din_fifo_adc_70" BEL
        "_i000008/din_fifo_adc_70" BEL "_i000008/Mshreg_din_fifo_adc_71" BEL
        "_i000008/din_fifo_adc_71" BEL "_i000008/Mshreg_din_fifo_adc_72" BEL
        "_i000008/din_fifo_adc_72" BEL "_i000008/Mshreg_din_fifo_adc_73" BEL
        "_i000008/din_fifo_adc_73" BEL "_i000008/Mshreg_din_fifo_adc_74" BEL
        "_i000008/din_fifo_adc_74" BEL "_i000008/Mshreg_din_fifo_adc_75" BEL
        "_i000008/din_fifo_adc_75" BEL "_i000008/Mshreg_din_fifo_adc_76" BEL
        "_i000008/din_fifo_adc_76" BEL "_i000008/Mshreg_din_fifo_adc_77" BEL
        "_i000008/din_fifo_adc_77" BEL "_i000008/Mshreg_din_fifo_adc_78" BEL
        "_i000008/din_fifo_adc_78" BEL "_i000008/Mshreg_din_fifo_adc_79" BEL
        "_i000008/din_fifo_adc_79" BEL "_i000008/Mshreg_din_fifo_adc_80" BEL
        "_i000008/din_fifo_adc_80" BEL "_i000008/Mshreg_din_fifo_adc_81" BEL
        "_i000008/din_fifo_adc_81" BEL "_i000008/Mshreg_din_fifo_adc_82" BEL
        "_i000008/din_fifo_adc_82" BEL "_i000008/Mshreg_din_fifo_adc_83" BEL
        "_i000008/din_fifo_adc_83" BEL "_i000008/Mshreg_din_fifo_adc_84" BEL
        "_i000008/din_fifo_adc_84" BEL "_i000008/Mshreg_din_fifo_adc_85" BEL
        "_i000008/din_fifo_adc_85" BEL "_i000008/Mshreg_din_fifo_adc_86" BEL
        "_i000008/din_fifo_adc_86" BEL "_i000008/Mshreg_din_fifo_adc_87" BEL
        "_i000008/din_fifo_adc_87" BEL "_i000008/Mshreg_din_fifo_adc_88" BEL
        "_i000008/din_fifo_adc_88" BEL "_i000008/Mshreg_din_fifo_adc_89" BEL
        "_i000008/din_fifo_adc_89" BEL "_i000008/Mshreg_din_fifo_adc_90" BEL
        "_i000008/din_fifo_adc_90" BEL "_i000008/Mshreg_din_fifo_adc_91" BEL
        "_i000008/din_fifo_adc_91" BEL "_i000008/Mshreg_din_fifo_adc_92" BEL
        "_i000008/din_fifo_adc_92" BEL "_i000008/Mshreg_din_fifo_adc_93" BEL
        "_i000008/din_fifo_adc_93" BEL "_i000008/Mshreg_din_fifo_adc_94" BEL
        "_i000008/din_fifo_adc_94" BEL "_i000008/Mshreg_din_fifo_adc_95" BEL
        "_i000008/din_fifo_adc_95" BEL "_i000008/Mshreg_din_fifo_adc_96" BEL
        "_i000008/din_fifo_adc_96" BEL "_i000008/Mshreg_din_fifo_adc_97" BEL
        "_i000008/din_fifo_adc_97" BEL "_i000008/Mshreg_din_fifo_adc_98" BEL
        "_i000008/din_fifo_adc_98" BEL "_i000008/Mshreg_din_fifo_adc_99" BEL
        "_i000008/din_fifo_adc_99" BEL "_i000008/Mshreg_din_fifo_adc_100" BEL
        "_i000008/din_fifo_adc_100" BEL "_i000008/Mshreg_din_fifo_adc_101" BEL
        "_i000008/din_fifo_adc_101" BEL "_i000008/Mshreg_din_fifo_adc_102" BEL
        "_i000008/din_fifo_adc_102" BEL "_i000008/Mshreg_din_fifo_adc_103" BEL
        "_i000008/din_fifo_adc_103" BEL "_i000008/Mshreg_din_fifo_adc_104" BEL
        "_i000008/din_fifo_adc_104" BEL "_i000008/Mshreg_din_fifo_adc_105" BEL
        "_i000008/din_fifo_adc_105" BEL "_i000008/Mshreg_din_fifo_adc_106" BEL
        "_i000008/din_fifo_adc_106" BEL "_i000008/Mshreg_din_fifo_adc_107" BEL
        "_i000008/din_fifo_adc_107" BEL "_i000008/Mshreg_din_fifo_adc_108" BEL
        "_i000008/din_fifo_adc_108" BEL "_i000008/Mshreg_din_fifo_adc_109" BEL
        "_i000008/din_fifo_adc_109" BEL "_i000008/Mshreg_din_fifo_adc_110" BEL
        "_i000008/din_fifo_adc_110" BEL "_i000008/Mshreg_din_fifo_adc_111" BEL
        "_i000008/din_fifo_adc_111" BEL "_i000008/Mshreg_din_fifo_adc_112" BEL
        "_i000008/din_fifo_adc_112" BEL "_i000008/Mshreg_din_fifo_adc_113" BEL
        "_i000008/din_fifo_adc_113" BEL "_i000008/Mshreg_din_fifo_adc_114" BEL
        "_i000008/din_fifo_adc_114" BEL "_i000008/Mshreg_din_fifo_adc_115" BEL
        "_i000008/din_fifo_adc_115" BEL "_i000008/Mshreg_din_fifo_adc_116" BEL
        "_i000008/din_fifo_adc_116" BEL "_i000008/Mshreg_din_fifo_adc_117" BEL
        "_i000008/din_fifo_adc_117" BEL "_i000008/Mshreg_din_fifo_adc_118" BEL
        "_i000008/din_fifo_adc_118" BEL "_i000008/Mshreg_din_fifo_adc_119" BEL
        "_i000008/din_fifo_adc_119" BEL "_i000008/Mshreg_din_fifo_adc_120" BEL
        "_i000008/din_fifo_adc_120" BEL "_i000008/Mshreg_din_fifo_adc_121" BEL
        "_i000008/din_fifo_adc_121" BEL "_i000008/Mshreg_din_fifo_adc_122" BEL
        "_i000008/din_fifo_adc_122" BEL "_i000008/Mshreg_din_fifo_adc_123" BEL
        "_i000008/din_fifo_adc_123" BEL "_i000008/Mshreg_din_fifo_adc_124" BEL
        "_i000008/din_fifo_adc_124" BEL "_i000008/Mshreg_din_fifo_adc_125" BEL
        "_i000008/din_fifo_adc_125" BEL "_i000008/Mshreg_din_fifo_adc_126" BEL
        "_i000008/din_fifo_adc_126" BEL "_i000008/Mshreg_din_fifo_adc_127" BEL
        "_i000008/din_fifo_adc_127" BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<33>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>"
        PIN
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>";
TIMEGRP adc_clk_out1 = BEL "fifo_all_wen_dly1" BEL "data_to_ram_dly1_0" BEL
        "data_to_ram_dly1_1" BEL "data_to_ram_dly1_2" BEL "data_to_ram_dly1_3"
        BEL "data_to_ram_dly1_4" BEL "data_to_ram_dly1_5" BEL
        "data_to_ram_dly1_6" BEL "data_to_ram_dly1_7" BEL "data_to_ram_dly1_8"
        BEL "data_to_ram_dly1_9" BEL "data_to_ram_dly1_10" BEL
        "data_to_ram_dly1_11" BEL "data_to_ram_dly1_12" BEL
        "data_to_ram_dly1_13" BEL "data_to_ram_dly1_14" BEL
        "data_to_ram_dly1_15" BEL "data_to_ram_dly1_16" BEL
        "data_to_ram_dly1_17" BEL "data_to_ram_dly1_18" BEL
        "data_to_ram_dly1_19" BEL "data_to_ram_dly1_20" BEL
        "data_to_ram_dly1_21" BEL "data_to_ram_dly1_22" BEL
        "data_to_ram_dly1_23" BEL "data_to_ram_dly1_24" BEL
        "data_to_ram_dly1_25" BEL "data_to_ram_dly1_26" BEL
        "data_to_ram_dly1_27" BEL "data_to_ram_dly1_28" BEL
        "data_to_ram_dly1_29" BEL "data_to_ram_dly1_30" BEL
        "data_to_ram_dly1_31" BEL "data_to_ram_dly1_32" BEL
        "data_to_ram_dly1_33" BEL "data_to_ram_dly1_34" BEL
        "data_to_ram_dly1_35" BEL "data_to_ram_dly1_36" BEL
        "data_to_ram_dly1_37" BEL "data_to_ram_dly1_38" BEL
        "data_to_ram_dly1_39" BEL "data_to_ram_dly1_40" BEL
        "data_to_ram_dly1_41" BEL "data_to_ram_dly1_42" BEL
        "data_to_ram_dly1_43" BEL "data_to_ram_dly1_44" BEL
        "data_to_ram_dly1_45" BEL "data_to_ram_dly1_46" BEL
        "data_to_ram_dly1_47" BEL "data_to_ram_dly1_48" BEL
        "data_to_ram_dly1_49" BEL "data_to_ram_dly1_50" BEL
        "data_to_ram_dly1_51" BEL "data_to_ram_dly1_52" BEL
        "data_to_ram_dly1_53" BEL "data_to_ram_dly1_54" BEL
        "data_to_ram_dly1_55" BEL "data_to_ram_dly1_56" BEL
        "data_to_ram_dly1_57" BEL "data_to_ram_dly1_58" BEL
        "data_to_ram_dly1_59" BEL "data_to_ram_dly1_60" BEL
        "data_to_ram_dly1_61" BEL "data_to_ram_dly1_62" BEL
        "data_to_ram_dly1_63" BEL "data_to_ram_dly1_64" BEL
        "data_to_ram_dly1_65" BEL "data_to_ram_dly1_66" BEL
        "data_to_ram_dly1_67" BEL "data_to_ram_dly1_68" BEL
        "data_to_ram_dly1_69" BEL "data_to_ram_dly1_70" BEL
        "data_to_ram_dly1_71" BEL "data_to_ram_dly1_72" BEL
        "data_to_ram_dly1_73" BEL "data_to_ram_dly1_74" BEL
        "data_to_ram_dly1_75" BEL "data_to_ram_dly1_76" BEL
        "data_to_ram_dly1_77" BEL "data_to_ram_dly1_78" BEL
        "data_to_ram_dly1_79" BEL "data_to_ram_dly1_80" BEL
        "data_to_ram_dly1_81" BEL "data_to_ram_dly1_82" BEL
        "data_to_ram_dly1_83" BEL "data_to_ram_dly1_84" BEL
        "data_to_ram_dly1_85" BEL "data_to_ram_dly1_86" BEL
        "data_to_ram_dly1_87" BEL "data_to_ram_dly1_88" BEL
        "data_to_ram_dly1_89" BEL "data_to_ram_dly1_90" BEL
        "data_to_ram_dly1_91" BEL "data_to_ram_dly1_92" BEL
        "data_to_ram_dly1_93" BEL "data_to_ram_dly1_94" BEL
        "data_to_ram_dly1_95" BEL "data_to_ram_dly1_96" BEL
        "data_to_ram_dly1_97" BEL "data_to_ram_dly1_98" BEL
        "data_to_ram_dly1_99" BEL "data_to_ram_dly1_100" BEL
        "data_to_ram_dly1_101" BEL "data_to_ram_dly1_102" BEL
        "data_to_ram_dly1_103" BEL "data_to_ram_dly1_104" BEL
        "data_to_ram_dly1_105" BEL "data_to_ram_dly1_106" BEL
        "data_to_ram_dly1_107" BEL "data_to_ram_dly1_108" BEL
        "data_to_ram_dly1_109" BEL "data_to_ram_dly1_110" BEL
        "data_to_ram_dly1_111" BEL "data_to_ram_dly1_112" BEL
        "data_to_ram_dly1_113" BEL "data_to_ram_dly1_114" BEL
        "data_to_ram_dly1_115" BEL "data_to_ram_dly1_116" BEL
        "data_to_ram_dly1_117" BEL "data_to_ram_dly1_118" BEL
        "data_to_ram_dly1_119" BEL "data_to_ram_dly1_120" BEL
        "data_to_ram_dly1_121" BEL "data_to_ram_dly1_122" BEL
        "data_to_ram_dly1_123" BEL "data_to_ram_dly1_124" BEL
        "data_to_ram_dly1_125" BEL "data_to_ram_dly1_126" BEL
        "data_to_ram_dly1_127" BEL "ADC_DATA_RX_Inst/data_rx_NEW_out_0" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_1" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_2" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_3" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_4" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_5" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_6" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_7" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_8" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_9" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_10" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_11" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_12" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_13" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_14" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_15" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_16" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_17" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_18" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_19" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_20" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_21" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_22" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_23" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_24" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_25" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_26" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_27" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_28" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_29" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_30" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_31" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_32" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_33" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_34" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_35" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_36" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_37" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_38" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_39" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_40" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_41" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_42" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_43" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_44" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_45" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_46" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_47" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_48" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_49" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_50" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_51" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_52" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_53" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_54" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_55" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_56" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_57" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_58" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_59" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_60" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_61" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_62" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_63" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_64" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_65" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_66" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_67" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_68" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_69" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_70" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_71" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_72" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_73" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_74" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_75" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_76" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_77" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_78" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_79" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_80" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_81" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_82" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_83" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_84" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_85" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_86" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_87" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_88" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_89" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_90" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_91" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_92" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_93" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_94" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_95" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_96" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_97" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_98" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_99" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_100" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_101" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_102" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_103" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_104" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_105" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_106" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_107" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_108" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_109" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_110" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_111" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_112" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_113" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_114" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_115" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_116" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_117" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_118" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_119" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_120" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_121" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_122" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_123" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_124" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_125" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_126" BEL
        "ADC_DATA_RX_Inst/data_rx_NEW_out_127" BEL
        "ADC_DATA_RX_Inst/fifo_all_wen" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_0" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_1" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_2" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_3" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_4" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_5" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_6" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_7" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_8" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_9" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_10" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_11" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_12" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_13" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_14" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_15" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_16" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_17" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_18" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_19" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_20" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_21" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_22" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_23" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_24" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_25" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_26" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_27" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_28" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_29" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_30" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_31" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_32" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_33" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_34" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_35" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_36" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_37" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_38" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_39" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_40" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_41" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_42" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_43" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_44" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_45" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_46" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_47" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_48" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_49" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_50" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_51" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_52" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_53" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_54" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_55" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_56" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_57" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_58" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_59" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_60" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_61" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_62" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_63" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_64" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_65" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_66" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_67" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_68" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_69" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_70" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_71" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_72" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_73" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_74" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_75" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_76" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_77" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_78" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_79" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_80" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_81" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_82" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_83" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_84" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_85" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_86" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_87" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_88" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_89" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_90" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_91" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_92" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_93" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_94" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_95" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_96" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_97" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_98" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_99" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_100" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_101" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_102" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_103" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_104" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_105" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_106" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_107" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_108" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_109" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_110" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_111" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_112" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_113" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_114" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_115" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_116" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_117" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_118" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_119" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_120" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_121" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_122" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_123" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_124" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_125" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_126" BEL
        "ADC_DATA_RX_Inst/rx_CH_DCBA_fix_out_127" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_0" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_3" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_4" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_5" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_6" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_7" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_8" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_9" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_10" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_11" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_12" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_13" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_14" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_dout_15" BEL
        "ADC_DATA_RX_Inst/scan_inst0/rden_scan_dly1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/rden_scan_dly2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/scan_stop" BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_rd_en" BEL
        "ADC_DATA_RX_Inst/scan_inst0/CS_STATE_FSM_FFd3" BEL
        "ADC_DATA_RX_Inst/scan_inst0/CS_STATE_FSM_FFd2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/CS_STATE_FSM_FFd1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_0" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_1" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_2" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_3" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_4" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_5" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_6" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_7" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_8" BEL
        "ADC_DATA_RX_Inst/scan_inst0/ss_9" BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/clkenout"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_max_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/comparewihtlast_min_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst3/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst2/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst1/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/maxmin_detect_inst1/compare4pts_inst0/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chAHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chALD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chBLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_A_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_A_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_B_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_B_out_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/div_n_dly1_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/enout1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_32" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_33" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_34" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_35" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_36" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_37" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_38" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_39" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_40" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_41" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_42" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_43" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_44" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_45" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_46" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_47" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_48" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_49" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_50" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_51" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_52" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_53" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_54" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_55" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_56" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_57" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_58" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_59" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_60" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_61" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_62" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_63" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_64" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_65" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_66" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_67" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_68" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_69" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_70" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_71" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_72" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_73" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_74" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_75" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_76" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_77" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_78" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_79" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_80" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_81" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_82" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_83" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_84" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_85" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_86" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_87" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_88" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_89" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_90" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_91" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_92" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_93" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_94" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_95" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_96" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_97" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_98" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_99" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_100" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_101" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_102" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_103" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_104" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_105" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_106" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_107" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_108" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_109" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_110" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_111" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_112" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_113" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_114" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_115" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_116" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_117" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_118" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_119" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_120" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_121" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_122" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_123" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_124" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_125" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_126" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/data_127" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/cc" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/wclken" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_31" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_32" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_33" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_34" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_35" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_36" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_37" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_38" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_39" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_40" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_41" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_42" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_43" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_44" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_45" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_46" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_47" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_48" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_49" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_50" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_51" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_52" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_53" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_54" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_55" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_56" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_57" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_58" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_59" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_60" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_61" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_62" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_63" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_64" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_65" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_66" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_67" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_68" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_69" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_70" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_71" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_72" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_73" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_74" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_75" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_76" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_77" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_78" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_79" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_80" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_81" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_82" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_83" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_84" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_85" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_86" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_87" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_88" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_89" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_90" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_91" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_92" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_93" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_94" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_95" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_96" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_97" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_98" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_99" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_100" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_101" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_102" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_103" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_104" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_105" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_106" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_107" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_108" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_109" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_110" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_111" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_112" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_113" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_114" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_115" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_116" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_117" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_118" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_119" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_120" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_121" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_122" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_123" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_124" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_125" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_126" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/dataout_127" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/ss_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/ss_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_0" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_1" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_2" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_3" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_4" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_5" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_6" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_7" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_8" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_9" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_10" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_11" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_12" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_13" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_14" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_15" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_16" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_17" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_18" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_19" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_20" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_21" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_22" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_23" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_24" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_25" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_26" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_27" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_28" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_29" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_30" BEL
        "ADC_DATA_RX_Inst/normal_path_inst0/c_31" BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/clkenout"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/mhdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/dataout_max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_max_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst3/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst2/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst1/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mdata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/mldata_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/dataout_min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/comparewihtlast_min_inst0/c_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst3/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst2/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst1/b2v_inst/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst7/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst5/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst2/min_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata1_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/mdata2_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/max_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/maxmin_detect_inst0/compare4pts_inst0/b2v_inst/min_7"
        BEL "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/c"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_0"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_1"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_2"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_3"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_4"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_5"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_6"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_7"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_8"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_9"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_10"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_11"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_12"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_13"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_14"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_15"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_16"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_17"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_18"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_19"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_20"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_21"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_22"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_23"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_24"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_25"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_26"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_27"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_28"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_29"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_30"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_31"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_32"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_33"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_34"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_35"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_36"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_37"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_38"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_39"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_40"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_41"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_42"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_43"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_44"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_45"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_46"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_47"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_48"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_49"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_50"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_51"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_52"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_53"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_54"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_55"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_56"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_57"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_58"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_59"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_60"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_61"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_62"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_63"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_64"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_65"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_66"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_67"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_68"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_69"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_70"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_71"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_72"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_73"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_74"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_75"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_76"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_77"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_78"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_79"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_80"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_81"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_82"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_83"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_84"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_85"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_86"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_87"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_88"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_89"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_90"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_91"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_92"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_93"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_94"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_95"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_96"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_97"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_98"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_99"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_100"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_101"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_102"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_103"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_104"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_105"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_106"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_107"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_108"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_109"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_110"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_111"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_112"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_113"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_114"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_115"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_116"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_117"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_118"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_119"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_120"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_121"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_122"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_123"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_124"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_125"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_126"
        BEL
        "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/data_127"
        BEL "ADC_DATA_RX_Inst/peakdetect_path_inst0/combine64to128_inst0/ss"
        BEL "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_0" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_0" BEL
        "ADC_DATA_RX_Inst/Mshreg_count_clr_dly2" BEL
        "ADC_DATA_RX_Inst/count_clr_dly2" BEL
        "ADC_DATA_RX_Inst/Mshreg_extract_enable_dly2" BEL
        "ADC_DATA_RX_Inst/extract_enable_dly2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_1" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_1" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_2" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_3" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_3" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_4" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_4" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_5" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_5" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_6" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_6" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_7" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_7" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_8" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_8" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_9" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_9" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_10" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_10" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_11" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_11" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_12" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_12" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_13" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_13" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_14" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_14" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_17" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_17" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_15" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_15" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_16" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_16" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_18" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_18" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_19" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_19" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_20" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_20" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_21" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_21" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_22" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_22" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_23" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_23" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_24" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_24" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_25" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_25" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_26" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_26" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_27" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_27" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_28" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_28" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_29" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_29" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_30" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_30" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_maxmin_dly2_31" BEL
        "ADC_DATA_RX_Inst/div_n_maxmin_dly2_31" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_1" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_1" BEL
        "ADC_DATA_RX_Inst/Mshreg_peak_mode_dly2" BEL
        "ADC_DATA_RX_Inst/peak_mode_dly2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_0" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_0" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_2" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_2" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_3" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_3" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_4" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_4" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_5" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_5" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_6" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_6" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_7" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_7" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_8" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_8" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_9" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_9" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_10" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_10" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_11" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_11" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_12" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_12" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_13" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_13" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_14" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_14" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_15" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_15" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_16" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_16" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_17" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_17" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_18" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_18" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_19" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_19" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_20" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_20" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_21" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_21" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_22" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_22" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_23" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_23" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_24" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_24" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_25" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_25" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_26" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_26" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_27" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_27" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_28" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_28" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_29" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_29" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_30" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_30" BEL
        "ADC_DATA_RX_Inst/Mshreg_div_n_dly2_31" BEL
        "ADC_DATA_RX_Inst/div_n_dly2_31" BEL
        "TRIG_System_Inst/pattern_state_0" BEL
        "TRIG_System_Inst/pattern_state_1" BEL
        "TRIG_System_Inst/pattern_state_2" BEL
        "TRIG_System_Inst/pattern_state_3" BEL
        "TRIG_System_Inst/pattern_match" BEL "TRIG_System_Inst/arm_in" BEL
        "TRIG_System_Inst/trig_rise" BEL "TRIG_System_Inst/arm_in_dly3" BEL
        "TRIG_System_Inst/auto_rd_en_dly4" BEL
        "TRIG_System_Inst/trig_inst0/trigin_dly1" BEL
        "TRIG_System_Inst/trig_inst0/cnt_over_status" BEL
        "TRIG_System_Inst/trig_inst0/trig_status" BEL
        "TRIG_System_Inst/trig_inst0/trigged" BEL
        "TRIG_System_Inst/trig_inst0/trigin_dly2" BEL
        "TRIG_System_Inst/trig_inst0/prefinished" BEL
        "TRIG_System_Inst/trig_inst0/auto_rd_en" BEL
        "TRIG_System_Inst/trig_inst0/cnt_over_dly1" BEL
        "TRIG_System_Inst/trig_inst0/cnt_over_dly2" BEL
        "TRIG_System_Inst/trig_inst0/ss_0" BEL
        "TRIG_System_Inst/trig_inst0/ss_1" BEL
        "TRIG_System_Inst/trig_inst0/ss_2" BEL
        "TRIG_System_Inst/trig_inst0/ss_3" BEL
        "TRIG_System_Inst/trig_inst0/ss_4" BEL
        "TRIG_System_Inst/trig_inst0/ss_5" BEL
        "TRIG_System_Inst/trig_inst0/ss_6" BEL
        "TRIG_System_Inst/trig_inst0/ss_7" BEL
        "TRIG_System_Inst/trig_inst0/ss_8" BEL
        "TRIG_System_Inst/trig_inst0/ss_9" BEL
        "TRIG_System_Inst/trig_inst0/ss_10" BEL
        "TRIG_System_Inst/trig_inst0/ss_11" BEL
        "TRIG_System_Inst/trig_inst0/ss_12" BEL
        "TRIG_System_Inst/trig_inst0/ss_13" BEL
        "TRIG_System_Inst/trig_inst0/ss_14" BEL
        "TRIG_System_Inst/trig_inst0/ss_15" BEL
        "TRIG_System_Inst/trig_inst0/ss_16" BEL
        "TRIG_System_Inst/trig_inst0/ss_17" BEL
        "TRIG_System_Inst/trig_inst0/ss_18" BEL
        "TRIG_System_Inst/trig_inst0/ss_19" BEL
        "TRIG_System_Inst/trig_inst0/ss_20" BEL
        "TRIG_System_Inst/trig_inst0/ss_21" BEL
        "TRIG_System_Inst/trig_inst0/ss_22" BEL
        "TRIG_System_Inst/trig_inst0/ss_23" BEL
        "TRIG_System_Inst/trig_inst0/ss_24" BEL
        "TRIG_System_Inst/trig_inst0/ss_25" BEL
        "TRIG_System_Inst/trig_inst0/ss_26" BEL
        "TRIG_System_Inst/trig_inst0/ss_27" BEL
        "TRIG_System_Inst/trig_inst0/ss_28" BEL
        "TRIG_System_Inst/trig_inst0/ss_29" BEL
        "TRIG_System_Inst/trig_inst0/ss_30" BEL
        "TRIG_System_Inst/trig_inst0/ss_31" BEL
        "TRIG_System_Inst/trig_inst0/Mshreg_auto_normal_ctrl_dly2" BEL
        "TRIG_System_Inst/trig_inst0/auto_normal_ctrl_dly2" BEL
        "TRIG_System_Inst/freq_measure_inst0/first" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_en" BEL
        "TRIG_System_Inst/freq_measure_inst0/status" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_clk_dly1" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_clk_dly2" BEL
        "TRIG_System_Inst/freq_measure_inst0/cnt_clk_dly3" BEL
        "TRIG_System_Inst/TDC_Inst/D_flip_flop_inst2/qb_temp" BEL
        "TRIG_System_Inst/TDC_Inst/D_flip_flop_inst3/q_temp" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/reflk_dly1" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/reflk_dly2" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_0" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_1" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_2" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_3" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_4" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_5" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_6" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_7" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_8" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_9" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_10" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_11" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_12" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_13" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_14" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_15" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_16" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_17" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_18" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_19" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_20" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_21" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_22" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_23" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_24" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_25" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_26" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_27" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_28" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_29" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_30" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/realdata_31" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/reflk_dly3" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_0" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_1" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_2" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_3" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_4" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_5" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_6" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_7" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_8" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_9" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_10" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_11" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_12" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_13" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_14" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_15" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_16" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_17" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_18" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_19" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_20" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_21" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_22" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_23" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_24" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_25" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_26" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_27" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_28" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_29" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_30" BEL
        "TRIG_System_Inst/TDC_Inst/Expanded_T_measure_Inst/data_31" BEL
        "TRIG_System_Inst/arm_trig_rise" BEL "TRIG_System_Inst/arm_trig_fall"
        BEL "TRIG_System_Inst/Mshreg_arm_in_dly2" BEL
        "TRIG_System_Inst/arm_in_dly2" BEL
        "TRIG_System_Inst/Mshreg_auto_rd_en_dly3" BEL
        "TRIG_System_Inst/auto_rd_en_dly3" BEL "_i000008/addr_wr_init_r_0" BEL
        "_i000008/addr_wr_init_r_1" BEL "_i000008/addr_wr_init_r_2" BEL
        "_i000008/addr_wr_init_r_3" BEL "_i000008/addr_wr_init_r_4" BEL
        "_i000008/addr_wr_init_r_5" BEL "_i000008/addr_wr_init_r_6" BEL
        "_i000008/addr_wr_init_r_7" BEL "_i000008/ren1_rfifo_ddr3" BEL
        "_i000008/first" BEL "_i000008/app_cmd_r,app_addr_r_26" BEL
        "_i000008/app_cmd_r,app_addr_r_25" BEL
        "_i000008/app_cmd_r,app_addr_r_24" BEL
        "_i000008/app_cmd_r,app_addr_r_23" BEL
        "_i000008/app_cmd_r,app_addr_r_22" BEL
        "_i000008/app_cmd_r,app_addr_r_21" BEL
        "_i000008/app_cmd_r,app_addr_r_20" BEL
        "_i000008/app_cmd_r,app_addr_r_19" BEL
        "_i000008/app_cmd_r,app_addr_r_18" BEL
        "_i000008/app_cmd_r,app_addr_r_17" BEL
        "_i000008/app_cmd_r,app_addr_r_16" BEL
        "_i000008/app_cmd_r,app_addr_r_15" BEL
        "_i000008/app_cmd_r,app_addr_r_14" BEL
        "_i000008/app_cmd_r,app_addr_r_13" BEL
        "_i000008/app_cmd_r,app_addr_r_12" BEL
        "_i000008/app_cmd_r,app_addr_r_11" BEL
        "_i000008/app_cmd_r,app_addr_r_10" BEL
        "_i000008/app_cmd_r,app_addr_r_9" BEL
        "_i000008/app_cmd_r,app_addr_r_8" BEL
        "_i000008/app_cmd_r,app_addr_r_7" BEL
        "_i000008/app_cmd_r,app_addr_r_6" BEL
        "_i000008/app_cmd_r,app_addr_r_5" BEL
        "_i000008/app_cmd_r,app_addr_r_4" BEL
        "_i000008/app_cmd_r,app_addr_r_3" BEL
        "_i000008/app_cmd_r,app_addr_r_2" BEL
        "_i000008/app_cmd_r,app_addr_r_1" BEL
        "_i000008/app_cmd_r,app_addr_r_0" BEL "_i000008/ren2_rfifo_ddr3" BEL
        "_i000008/rd_en_rfifo" BEL "_i000008/prog_full_512bto128b_dly1" BEL
        "_i000008/prog_full_512bto128b_dly2" BEL "_i000008/DDR3_state_t_0" BEL
        "_i000008/DDR3_state_t_1" BEL "_i000008/DDR3_state_t_2" BEL
        "_i000008/DDR3_state_t_3" BEL "_i000008/DDR3_state_FSM_FFd3" BEL
        "_i000008/DDR3_state_FSM_FFd4" BEL "_i000008/DDR3_state_FSM_FFd2" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_0" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_1" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_2" BEL
        "_i000008/wr_addr_gen_inst/DIMMdepth_ctrl_r3_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_clr" BEL
        "_i000008/wr_addr_gen_inst/cnt_en_addr" BEL
        "_i000008/wr_addr_gen_inst/syn_en_addr" BEL
        "_i000008/wr_addr_gen_inst/cnt_stop" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_3" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_8" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_9" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_10" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_11" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_12" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_13" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_14" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_15" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_16" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_17" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_18" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_19" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_20" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_21" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_22" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_23" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_24" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_25" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_26" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_r_27" BEL
        "_i000008/wr_addr_gen_inst/cnt_equal_reg1" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_0" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_1" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_2" BEL
        "_i000008/wr_addr_gen_inst/wr_state_out_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_en_wait" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_0" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_1" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_2" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_3" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_4" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_5" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_6" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_7" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_8" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_9" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_10" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_11" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_12" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_13" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_14" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_15" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_16" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_17" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_18" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_19" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_20" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_21" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_22" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_23" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_24" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_25" BEL
        "_i000008/wr_addr_gen_inst/addr_trigged_26" BEL
        "_i000008/wr_addr_gen_inst/cnt_equal_reg2" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_0" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_1" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_2" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_3" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_4" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_5" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_6" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_7" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_8" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_9" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_10" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_11" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_12" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_13" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_14" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_15" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_16" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_17" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_18" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_19" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_20" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_21" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_22" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_23" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_24" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_25" BEL
        "_i000008/wr_addr_gen_inst/addr_trig_26" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_3" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_8" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_9" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_10" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_11" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_12" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_13" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_14" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_15" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_16" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_17" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_18" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_19" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_20" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_21" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_22" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_23" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_24" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_25" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_26" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_27" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd3" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd4" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd2" BEL
        "_i000008/wr_addr_gen_inst/state_FSM_FFd1" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_0" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_1" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_2" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_4" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_5" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_6" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_7" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_8" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_9" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_10" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_11" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_12" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_13" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_14" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_15" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_16" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_17" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_18" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_19" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_20" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_21" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_22" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_23" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_24" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_25" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_26" BEL
        "_i000008/wr_addr_gen_inst/cnt_wait_trig/cnt_out_27" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_0" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_1" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_2" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_3" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_4" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_5" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_6" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_7" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_8" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_9" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_10" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_11" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_12" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_13" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_14" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_15" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_16" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_17" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_18" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_19" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_20" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_21" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_22" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_23" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_24" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_25" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_26" BEL
        "_i000008/wr_addr_gen_inst/cnt_addr_cycle_inst/cnt_out_27" BEL
        "_i000008/wr_addr_gen_inst/write_stop" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_4" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_4" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_5" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_5" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_6" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_6" BEL
        "_i000008/wr_addr_gen_inst/Mshreg_addr_wr_out_7" BEL
        "_i000008/wr_addr_gen_inst/addr_wr_out_7" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_0" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_1" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_2" BEL
        "_i000008/rd_addr_gen_inst/DIMMdepth_ctrl_r_3" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_1" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_2" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_3" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_4" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_5" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_6" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_7" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_8" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_9" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_10" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_11" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_12" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_13" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_14" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_15" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_16" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_17" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_18" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_19" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_20" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_21" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_22" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_23" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_24" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_25" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_26" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_27" BEL
        "_i000008/rd_addr_gen_inst/syn_en_addr" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_0" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_1" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_2" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_3" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_4" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_5" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_6" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_7" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_8" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_9" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_10" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_11" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_12" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_13" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_14" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_15" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_16" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_17" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_18" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_19" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_20" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_21" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_22" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_23" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_24" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_25" BEL
        "_i000008/rd_addr_gen_inst/byte_addr_rd_reg_26" BEL
        "_i000008/rd_addr_gen_inst/read_stop" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_0" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_1" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_2" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_3" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_4" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_5" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_6" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_7" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_8" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_9" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_10" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_11" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_12" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_13" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_14" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_15" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_16" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_17" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_18" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_19" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_20" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_21" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_22" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_23" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_24" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_25" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_rd_26" BEL
        "_i000008/rd_addr_gen_inst/cmp_result" BEL
        "_i000008/rd_addr_gen_inst/cmp_result_reg" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_3" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_4" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_5" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_6" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_7" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_8" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_9" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_10" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_11" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_12" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_13" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_14" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_15" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_16" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_17" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_18" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_19" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_20" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_21" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_22" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_23" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_24" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_25" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_26" BEL
        "_i000008/rd_addr_gen_inst/addr_rd_out_27" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_0" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_1" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_2" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_3" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_4" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_5" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_6" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_7" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_8" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_9" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_10" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_11" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_12" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_13" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_14" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_15" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_16" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_17" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_18" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_19" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_20" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_21" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_22" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_23" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_24" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_25" BEL
        "_i000008/rd_addr_gen_inst/cnt_num_26" BEL
        "_i000008/rd_addr_gen_inst/cnt_clr" BEL
        "_i000008/rd_addr_gen_inst/Mshreg_num_rd_r_o" BEL
        "_i000008/rd_addr_gen_inst/num_rd_r_o" BEL "_i000008/ren_ddr3_r1" BEL
        "_i000008/syn_en_ad_r" BEL "_i000008/wen_ddr3_r1" BEL
        "_i000008/wen_ddr3_r2" BEL "_i000008/ren_ddr3_r2" BEL
        "_i000008/wen_fifo_adc" BEL "_i000008/phy_init_done_r" BEL
        "_i000008/app_en_r" BEL "_i000008/begin_wr_ddr3" BEL
        "_i000008/begin_rd_ddr3" BEL "_i000008/Mshreg_din_fifo_adc_0" BEL
        "_i000008/din_fifo_adc_0" BEL "_i000008/Mshreg_din_fifo_adc_1" BEL
        "_i000008/din_fifo_adc_1" BEL "_i000008/Mshreg_din_fifo_adc_2" BEL
        "_i000008/din_fifo_adc_2" BEL "_i000008/Mshreg_din_fifo_adc_3" BEL
        "_i000008/din_fifo_adc_3" BEL "_i000008/Mshreg_din_fifo_adc_4" BEL
        "_i000008/din_fifo_adc_4" BEL "_i000008/Mshreg_din_fifo_adc_5" BEL
        "_i000008/din_fifo_adc_5" BEL "_i000008/Mshreg_din_fifo_adc_6" BEL
        "_i000008/din_fifo_adc_6" BEL "_i000008/Mshreg_din_fifo_adc_7" BEL
        "_i000008/din_fifo_adc_7" BEL "_i000008/Mshreg_din_fifo_adc_8" BEL
        "_i000008/din_fifo_adc_8" BEL "_i000008/Mshreg_din_fifo_adc_9" BEL
        "_i000008/din_fifo_adc_9" BEL "_i000008/Mshreg_din_fifo_adc_10" BEL
        "_i000008/din_fifo_adc_10" BEL "_i000008/Mshreg_din_fifo_adc_11" BEL
        "_i000008/din_fifo_adc_11" BEL "_i000008/Mshreg_din_fifo_adc_12" BEL
        "_i000008/din_fifo_adc_12" BEL "_i000008/Mshreg_din_fifo_adc_13" BEL
        "_i000008/din_fifo_adc_13" BEL "_i000008/Mshreg_din_fifo_adc_14" BEL
        "_i000008/din_fifo_adc_14" BEL "_i000008/Mshreg_din_fifo_adc_15" BEL
        "_i000008/din_fifo_adc_15" BEL "_i000008/Mshreg_din_fifo_adc_16" BEL
        "_i000008/din_fifo_adc_16" BEL "_i000008/Mshreg_din_fifo_adc_17" BEL
        "_i000008/din_fifo_adc_17" BEL "_i000008/Mshreg_din_fifo_adc_18" BEL
        "_i000008/din_fifo_adc_18" BEL "_i000008/Mshreg_din_fifo_adc_19" BEL
        "_i000008/din_fifo_adc_19" BEL "_i000008/Mshreg_din_fifo_adc_20" BEL
        "_i000008/din_fifo_adc_20" BEL "_i000008/Mshreg_din_fifo_adc_21" BEL
        "_i000008/din_fifo_adc_21" BEL "_i000008/Mshreg_din_fifo_adc_22" BEL
        "_i000008/din_fifo_adc_22" BEL "_i000008/Mshreg_din_fifo_adc_23" BEL
        "_i000008/din_fifo_adc_23" BEL "_i000008/Mshreg_din_fifo_adc_24" BEL
        "_i000008/din_fifo_adc_24" BEL "_i000008/Mshreg_din_fifo_adc_25" BEL
        "_i000008/din_fifo_adc_25" BEL "_i000008/Mshreg_din_fifo_adc_26" BEL
        "_i000008/din_fifo_adc_26" BEL "_i000008/Mshreg_din_fifo_adc_27" BEL
        "_i000008/din_fifo_adc_27" BEL "_i000008/Mshreg_din_fifo_adc_28" BEL
        "_i000008/din_fifo_adc_28" BEL "_i000008/Mshreg_din_fifo_adc_29" BEL
        "_i000008/din_fifo_adc_29" BEL "_i000008/Mshreg_din_fifo_adc_30" BEL
        "_i000008/din_fifo_adc_30" BEL "_i000008/Mshreg_din_fifo_adc_31" BEL
        "_i000008/din_fifo_adc_31" BEL "_i000008/Mshreg_din_fifo_adc_32" BEL
        "_i000008/din_fifo_adc_32" BEL "_i000008/Mshreg_din_fifo_adc_33" BEL
        "_i000008/din_fifo_adc_33" BEL "_i000008/Mshreg_din_fifo_adc_34" BEL
        "_i000008/din_fifo_adc_34" BEL "_i000008/Mshreg_din_fifo_adc_35" BEL
        "_i000008/din_fifo_adc_35" BEL "_i000008/Mshreg_din_fifo_adc_36" BEL
        "_i000008/din_fifo_adc_36" BEL "_i000008/Mshreg_din_fifo_adc_37" BEL
        "_i000008/din_fifo_adc_37" BEL "_i000008/Mshreg_din_fifo_adc_38" BEL
        "_i000008/din_fifo_adc_38" BEL "_i000008/Mshreg_din_fifo_adc_39" BEL
        "_i000008/din_fifo_adc_39" BEL "_i000008/Mshreg_din_fifo_adc_40" BEL
        "_i000008/din_fifo_adc_40" BEL "_i000008/Mshreg_din_fifo_adc_41" BEL
        "_i000008/din_fifo_adc_41" BEL "_i000008/Mshreg_din_fifo_adc_42" BEL
        "_i000008/din_fifo_adc_42" BEL "_i000008/Mshreg_din_fifo_adc_43" BEL
        "_i000008/din_fifo_adc_43" BEL "_i000008/Mshreg_din_fifo_adc_44" BEL
        "_i000008/din_fifo_adc_44" BEL "_i000008/Mshreg_din_fifo_adc_45" BEL
        "_i000008/din_fifo_adc_45" BEL "_i000008/Mshreg_din_fifo_adc_46" BEL
        "_i000008/din_fifo_adc_46" BEL "_i000008/Mshreg_din_fifo_adc_47" BEL
        "_i000008/din_fifo_adc_47" BEL "_i000008/Mshreg_din_fifo_adc_48" BEL
        "_i000008/din_fifo_adc_48" BEL "_i000008/Mshreg_din_fifo_adc_49" BEL
        "_i000008/din_fifo_adc_49" BEL "_i000008/Mshreg_din_fifo_adc_50" BEL
        "_i000008/din_fifo_adc_50" BEL "_i000008/Mshreg_din_fifo_adc_51" BEL
        "_i000008/din_fifo_adc_51" BEL "_i000008/Mshreg_din_fifo_adc_52" BEL
        "_i000008/din_fifo_adc_52" BEL "_i000008/Mshreg_din_fifo_adc_53" BEL
        "_i000008/din_fifo_adc_53" BEL "_i000008/Mshreg_din_fifo_adc_54" BEL
        "_i000008/din_fifo_adc_54" BEL "_i000008/Mshreg_din_fifo_adc_55" BEL
        "_i000008/din_fifo_adc_55" BEL "_i000008/Mshreg_din_fifo_adc_56" BEL
        "_i000008/din_fifo_adc_56" BEL "_i000008/Mshreg_din_fifo_adc_57" BEL
        "_i000008/din_fifo_adc_57" BEL "_i000008/Mshreg_din_fifo_adc_58" BEL
        "_i000008/din_fifo_adc_58" BEL "_i000008/Mshreg_din_fifo_adc_59" BEL
        "_i000008/din_fifo_adc_59" BEL "_i000008/Mshreg_din_fifo_adc_60" BEL
        "_i000008/din_fifo_adc_60" BEL "_i000008/Mshreg_din_fifo_adc_61" BEL
        "_i000008/din_fifo_adc_61" BEL "_i000008/Mshreg_din_fifo_adc_62" BEL
        "_i000008/din_fifo_adc_62" BEL "_i000008/Mshreg_din_fifo_adc_63" BEL
        "_i000008/din_fifo_adc_63" BEL "_i000008/Mshreg_din_fifo_adc_64" BEL
        "_i000008/din_fifo_adc_64" BEL "_i000008/Mshreg_din_fifo_adc_65" BEL
        "_i000008/din_fifo_adc_65" BEL "_i000008/Mshreg_din_fifo_adc_66" BEL
        "_i000008/din_fifo_adc_66" BEL "_i000008/Mshreg_din_fifo_adc_67" BEL
        "_i000008/din_fifo_adc_67" BEL "_i000008/Mshreg_din_fifo_adc_68" BEL
        "_i000008/din_fifo_adc_68" BEL "_i000008/Mshreg_din_fifo_adc_69" BEL
        "_i000008/din_fifo_adc_69" BEL "_i000008/Mshreg_din_fifo_adc_70" BEL
        "_i000008/din_fifo_adc_70" BEL "_i000008/Mshreg_din_fifo_adc_71" BEL
        "_i000008/din_fifo_adc_71" BEL "_i000008/Mshreg_din_fifo_adc_72" BEL
        "_i000008/din_fifo_adc_72" BEL "_i000008/Mshreg_din_fifo_adc_73" BEL
        "_i000008/din_fifo_adc_73" BEL "_i000008/Mshreg_din_fifo_adc_74" BEL
        "_i000008/din_fifo_adc_74" BEL "_i000008/Mshreg_din_fifo_adc_75" BEL
        "_i000008/din_fifo_adc_75" BEL "_i000008/Mshreg_din_fifo_adc_76" BEL
        "_i000008/din_fifo_adc_76" BEL "_i000008/Mshreg_din_fifo_adc_77" BEL
        "_i000008/din_fifo_adc_77" BEL "_i000008/Mshreg_din_fifo_adc_78" BEL
        "_i000008/din_fifo_adc_78" BEL "_i000008/Mshreg_din_fifo_adc_79" BEL
        "_i000008/din_fifo_adc_79" BEL "_i000008/Mshreg_din_fifo_adc_80" BEL
        "_i000008/din_fifo_adc_80" BEL "_i000008/Mshreg_din_fifo_adc_81" BEL
        "_i000008/din_fifo_adc_81" BEL "_i000008/Mshreg_din_fifo_adc_82" BEL
        "_i000008/din_fifo_adc_82" BEL "_i000008/Mshreg_din_fifo_adc_83" BEL
        "_i000008/din_fifo_adc_83" BEL "_i000008/Mshreg_din_fifo_adc_84" BEL
        "_i000008/din_fifo_adc_84" BEL "_i000008/Mshreg_din_fifo_adc_85" BEL
        "_i000008/din_fifo_adc_85" BEL "_i000008/Mshreg_din_fifo_adc_86" BEL
        "_i000008/din_fifo_adc_86" BEL "_i000008/Mshreg_din_fifo_adc_87" BEL
        "_i000008/din_fifo_adc_87" BEL "_i000008/Mshreg_din_fifo_adc_88" BEL
        "_i000008/din_fifo_adc_88" BEL "_i000008/Mshreg_din_fifo_adc_89" BEL
        "_i000008/din_fifo_adc_89" BEL "_i000008/Mshreg_din_fifo_adc_90" BEL
        "_i000008/din_fifo_adc_90" BEL "_i000008/Mshreg_din_fifo_adc_91" BEL
        "_i000008/din_fifo_adc_91" BEL "_i000008/Mshreg_din_fifo_adc_92" BEL
        "_i000008/din_fifo_adc_92" BEL "_i000008/Mshreg_din_fifo_adc_93" BEL
        "_i000008/din_fifo_adc_93" BEL "_i000008/Mshreg_din_fifo_adc_94" BEL
        "_i000008/din_fifo_adc_94" BEL "_i000008/Mshreg_din_fifo_adc_95" BEL
        "_i000008/din_fifo_adc_95" BEL "_i000008/Mshreg_din_fifo_adc_96" BEL
        "_i000008/din_fifo_adc_96" BEL "_i000008/Mshreg_din_fifo_adc_97" BEL
        "_i000008/din_fifo_adc_97" BEL "_i000008/Mshreg_din_fifo_adc_98" BEL
        "_i000008/din_fifo_adc_98" BEL "_i000008/Mshreg_din_fifo_adc_99" BEL
        "_i000008/din_fifo_adc_99" BEL "_i000008/Mshreg_din_fifo_adc_100" BEL
        "_i000008/din_fifo_adc_100" BEL "_i000008/Mshreg_din_fifo_adc_101" BEL
        "_i000008/din_fifo_adc_101" BEL "_i000008/Mshreg_din_fifo_adc_102" BEL
        "_i000008/din_fifo_adc_102" BEL "_i000008/Mshreg_din_fifo_adc_103" BEL
        "_i000008/din_fifo_adc_103" BEL "_i000008/Mshreg_din_fifo_adc_104" BEL
        "_i000008/din_fifo_adc_104" BEL "_i000008/Mshreg_din_fifo_adc_105" BEL
        "_i000008/din_fifo_adc_105" BEL "_i000008/Mshreg_din_fifo_adc_106" BEL
        "_i000008/din_fifo_adc_106" BEL "_i000008/Mshreg_din_fifo_adc_107" BEL
        "_i000008/din_fifo_adc_107" BEL "_i000008/Mshreg_din_fifo_adc_108" BEL
        "_i000008/din_fifo_adc_108" BEL "_i000008/Mshreg_din_fifo_adc_109" BEL
        "_i000008/din_fifo_adc_109" BEL "_i000008/Mshreg_din_fifo_adc_110" BEL
        "_i000008/din_fifo_adc_110" BEL "_i000008/Mshreg_din_fifo_adc_111" BEL
        "_i000008/din_fifo_adc_111" BEL "_i000008/Mshreg_din_fifo_adc_112" BEL
        "_i000008/din_fifo_adc_112" BEL "_i000008/Mshreg_din_fifo_adc_113" BEL
        "_i000008/din_fifo_adc_113" BEL "_i000008/Mshreg_din_fifo_adc_114" BEL
        "_i000008/din_fifo_adc_114" BEL "_i000008/Mshreg_din_fifo_adc_115" BEL
        "_i000008/din_fifo_adc_115" BEL "_i000008/Mshreg_din_fifo_adc_116" BEL
        "_i000008/din_fifo_adc_116" BEL "_i000008/Mshreg_din_fifo_adc_117" BEL
        "_i000008/din_fifo_adc_117" BEL "_i000008/Mshreg_din_fifo_adc_118" BEL
        "_i000008/din_fifo_adc_118" BEL "_i000008/Mshreg_din_fifo_adc_119" BEL
        "_i000008/din_fifo_adc_119" BEL "_i000008/Mshreg_din_fifo_adc_120" BEL
        "_i000008/din_fifo_adc_120" BEL "_i000008/Mshreg_din_fifo_adc_121" BEL
        "_i000008/din_fifo_adc_121" BEL "_i000008/Mshreg_din_fifo_adc_122" BEL
        "_i000008/din_fifo_adc_122" BEL "_i000008/Mshreg_din_fifo_adc_123" BEL
        "_i000008/din_fifo_adc_123" BEL "_i000008/Mshreg_din_fifo_adc_124" BEL
        "_i000008/din_fifo_adc_124" BEL "_i000008/Mshreg_din_fifo_adc_125" BEL
        "_i000008/din_fifo_adc_125" BEL "_i000008/Mshreg_din_fifo_adc_126" BEL
        "_i000008/din_fifo_adc_126" BEL "_i000008/Mshreg_din_fifo_adc_127" BEL
        "_i000008/din_fifo_adc_127" BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "adc_clk_out1_BUFG" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<33>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<32>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<33>"
        PIN
        "_i000008/FIFO_addr_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_pins<33>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "ADC_DATA_RX_Inst/scan_inst0/fifo_scan_inst0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "_i000008/FIFO_adc_data_in_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "_i000008/FIFO_rd_DDR_Inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>";
TIMEGRP adc_clk_out2 = BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[0].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[1].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[2].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[3].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[4].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[5].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[6].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chCHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chCLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chDHD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/loop0[7].IDDR_chDLD" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_C_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_C_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_0" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_1" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_2" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_3" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_4" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_5" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_6" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_7" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_8" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_9" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_10" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_11" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_12" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_13" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_14" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_15" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_16" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_17" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_18" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_19" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_20" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_21" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_22" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_23" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_24" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_25" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_26" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_27" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_28" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_29" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_30" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/Mshreg_data_rx_D_out_31" BEL
        "ADC_DATA_RX_Inst/Diff_To_Single_Inst/data_rx_D_out_31" BEL
        "adc_clk_out2_BUFG";
TIMEGRP TNM_SOURCE_IDLE = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r";
TIMEGRP TNM_DEST_ISERDES = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq";
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLK;
PIN
        u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>
        = BEL
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq"
        PINNAME CLKB;
TIMEGRP TNM_ISERDES_CLK = PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<3>"
        PIN
        "u_ddr3_ctrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_pins<4>";
TIMEGRP TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC = BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_2" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_5" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_6" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_7" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_8" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10" BEL
        "u_ddr3_ctrl/temp_mon_enabled.u_tempmon/device_temp_sync_r1_11";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<32>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1"
        PINNAME CLKARDCLK;
TIMEGRP J_CLK = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        BEL "U_icon_pro/U0/U_ICON/U_TDO_reg" BEL
        "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_pins<32>";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_adc_clk_out1 = PERIOD TIMEGRP "adc_clk_out1" 3.2 ns HIGH 50%;
TS_adc_clk_out2 = PERIOD TIMEGRP "adc_clk_out2" 3.2 ns HIGH 50%;
TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns HIGH 50%;
TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" TO TIMEGRP
        "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP
        "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

