/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PSHIRE_ESR_H_
#define _PSHIRE_ESR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pshire                                    */
/* Source filename: pshire_esr.csr, line: 222                              */
/* Register: pshire.pshire_ctrl                                            */
#define PSHIRE_PSHIRE_CTRL_ADDRESS 0x0u
#define PSHIRE_PSHIRE_CTRL_BYTE_ADDRESS 0x0u
/* Register: pshire.pshire_reset                                           */
#define PSHIRE_PSHIRE_RESET_ADDRESS 0x4u
#define PSHIRE_PSHIRE_RESET_BYTE_ADDRESS 0x4u
/* Register: pshire.pshire_stat                                            */
#define PSHIRE_PSHIRE_STAT_ADDRESS 0x8u
#define PSHIRE_PSHIRE_STAT_BYTE_ADDRESS 0x8u
/* Register: pshire.int_axi_low_addr                                       */
#define PSHIRE_INT_AXI_LOW_ADDR_ADDRESS 0xcu
#define PSHIRE_INT_AXI_LOW_ADDR_BYTE_ADDRESS 0xcu
/* Register: pshire.int_axi_hi_addr                                        */
#define PSHIRE_INT_AXI_HI_ADDR_ADDRESS 0x10u
#define PSHIRE_INT_AXI_HI_ADDR_BYTE_ADDRESS 0x10u
/* Register: pshire.int_axi_low_data                                       */
#define PSHIRE_INT_AXI_LOW_DATA_ADDRESS 0x14u
#define PSHIRE_INT_AXI_LOW_DATA_BYTE_ADDRESS 0x14u
/* Register: pshire.int_axi_hi_data                                        */
#define PSHIRE_INT_AXI_HI_DATA_ADDRESS 0x18u
#define PSHIRE_INT_AXI_HI_DATA_BYTE_ADDRESS 0x18u
/* Register: pshire.int_axi_stat                                           */
#define PSHIRE_INT_AXI_STAT_ADDRESS 0x1cu
#define PSHIRE_INT_AXI_STAT_BYTE_ADDRESS 0x1cu
/* Register: pshire.int_axi_en                                             */
#define PSHIRE_INT_AXI_EN_ADDRESS 0x20u
#define PSHIRE_INT_AXI_EN_BYTE_ADDRESS 0x20u
/* Register: pshire.int_axi_set                                            */
#define PSHIRE_INT_AXI_SET_ADDRESS 0x24u
#define PSHIRE_INT_AXI_SET_BYTE_ADDRESS 0x24u
/* Register: pshire.msi_rx_vec                                             */
#define PSHIRE_MSI_RX_VEC_ADDRESS 0x28u
#define PSHIRE_MSI_RX_VEC_BYTE_ADDRESS 0x28u
/* Register: pshire.noc_int_stat                                           */
#define PSHIRE_NOC_INT_STAT_ADDRESS 0x2cu
#define PSHIRE_NOC_INT_STAT_BYTE_ADDRESS 0x2cu

/* Address Space for Addressmap: pshire_usr0                               */
/* Source filename: pshire_esr.csr, line: 264                              */
/* Register: pshire_usr0.dma_rd_xfer                                       */
#define PSHIRE_USR0_DMA_RD_XFER_ADDRESS 0x0u
#define PSHIRE_USR0_DMA_RD_XFER_BYTE_ADDRESS 0x0u
/* Register: pshire_usr0.dma_wr_xfer                                       */
#define PSHIRE_USR0_DMA_WR_XFER_ADDRESS 0x4u
#define PSHIRE_USR0_DMA_WR_XFER_BYTE_ADDRESS 0x4u
/* Register: pshire_usr0.dma_rd_done                                       */
#define PSHIRE_USR0_DMA_RD_DONE_ADDRESS 0x8u
#define PSHIRE_USR0_DMA_RD_DONE_BYTE_ADDRESS 0x8u
#define PSHIRE_USR0_DMA_RD_DONE_ARRAY_ELEMENT_SIZE 0x4ull
#define PSHIRE_USR0_DMA_RD_DONE_ARRAY_COUNT 0x4ull
#define PSHIRE_USR0_DMA_RD_DONE_ARRAY_INDEX_MAX 0x3ull
#define PSHIRE_USR0_DMA_RD_DONE_ARRAY_INDEX_MIN 0x0ull
/* Register: pshire_usr0.dma_wr_done                                       */
#define PSHIRE_USR0_DMA_WR_DONE_ADDRESS 0x18u
#define PSHIRE_USR0_DMA_WR_DONE_BYTE_ADDRESS 0x18u
#define PSHIRE_USR0_DMA_WR_DONE_ARRAY_ELEMENT_SIZE 0x4ull
#define PSHIRE_USR0_DMA_WR_DONE_ARRAY_COUNT 0x4ull
#define PSHIRE_USR0_DMA_WR_DONE_ARRAY_INDEX_MAX 0x3ull
#define PSHIRE_USR0_DMA_WR_DONE_ARRAY_INDEX_MIN 0x0ull

/* Address Space for Addressmap: pshire_usr1                               */
/* Source filename: pshire_esr.csr, line: 337                              */
/* Register: pshire_usr1.pslv_r_misc_info                                  */
#define PSHIRE_USR1_PSLV_R_MISC_INFO_ADDRESS 0x0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_BYTE_ADDRESS 0x0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_ARRAY_ELEMENT_SIZE 0x4ull
#define PSHIRE_USR1_PSLV_R_MISC_INFO_ARRAY_COUNT 0x2ull
#define PSHIRE_USR1_PSLV_R_MISC_INFO_ARRAY_INDEX_MAX 0x1ull
#define PSHIRE_USR1_PSLV_R_MISC_INFO_ARRAY_INDEX_MIN 0x0ull
/* Register: pshire_usr1.pslv_w_misc_info                                  */
#define PSHIRE_USR1_PSLV_W_MISC_INFO_ADDRESS 0x8u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_BYTE_ADDRESS 0x8u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_ARRAY_ELEMENT_SIZE 0x4ull
#define PSHIRE_USR1_PSLV_W_MISC_INFO_ARRAY_COUNT 0x2ull
#define PSHIRE_USR1_PSLV_W_MISC_INFO_ARRAY_INDEX_MAX 0x1ull
#define PSHIRE_USR1_PSLV_W_MISC_INFO_ARRAY_INDEX_MIN 0x0ull
/* Register: pshire_usr1.mstr_misc_info                                    */
#define PSHIRE_USR1_MSTR_MISC_INFO_ADDRESS 0x10u
#define PSHIRE_USR1_MSTR_MISC_INFO_BYTE_ADDRESS 0x10u
/* Register: pshire_usr1.intx_en                                           */
#define PSHIRE_USR1_INTX_EN_ADDRESS 0x14u
#define PSHIRE_USR1_INTX_EN_BYTE_ADDRESS 0x14u
/* Register: pshire_usr1.msi_tx_vec                                        */
#define PSHIRE_USR1_MSI_TX_VEC_ADDRESS 0x18u
#define PSHIRE_USR1_MSI_TX_VEC_BYTE_ADDRESS 0x18u
/* Register: pshire_usr1.app_xfer_pending                                  */
#define PSHIRE_USR1_APP_XFER_PENDING_ADDRESS 0x1cu
#define PSHIRE_USR1_APP_XFER_PENDING_BYTE_ADDRESS 0x1cu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pshire                                                 */
/* Addressmap template: pshire                                             */
/* Source filename: pshire_esr.csr, line: 9                                */
#define PSHIRE_SIZE 0x400u
#define PSHIRE_BYTE_SIZE 0x400u
/* Register member: pshire.pshire_ctrl                                     */
/* Register type referenced: pshire::pshire_ctrl                           */
/* Register template referenced: pshire::pshire_ctrl                       */
#define PSHIRE_PSHIRE_CTRL_OFFSET 0x0u
#define PSHIRE_PSHIRE_CTRL_BYTE_OFFSET 0x0u
#define PSHIRE_PSHIRE_CTRL_READ_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_WRITE_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_RESET_VALUE 0x00000001ul
#define PSHIRE_PSHIRE_CTRL_RESET_MASK 0xfffffffful
#define PSHIRE_PSHIRE_CTRL_READ_MASK 0xfffffffful
#define PSHIRE_PSHIRE_CTRL_WRITE_MASK 0x00000007ul
/* Register member: pshire.pshire_reset                                    */
/* Register type referenced: pshire::pshire_reset                          */
/* Register template referenced: pshire::pshire_reset                      */
#define PSHIRE_PSHIRE_RESET_OFFSET 0x4u
#define PSHIRE_PSHIRE_RESET_BYTE_OFFSET 0x4u
#define PSHIRE_PSHIRE_RESET_READ_ACCESS 1u
#define PSHIRE_PSHIRE_RESET_WRITE_ACCESS 1u
#define PSHIRE_PSHIRE_RESET_RESET_VALUE 0x00000000ul
#define PSHIRE_PSHIRE_RESET_RESET_MASK 0xfffffffful
#define PSHIRE_PSHIRE_RESET_READ_MASK 0xfffffffful
#define PSHIRE_PSHIRE_RESET_WRITE_MASK 0x00000001ul
/* Register member: pshire.pshire_stat                                     */
/* Register type referenced: pshire::pshire_stat                           */
/* Register template referenced: pshire::pshire_stat                       */
#define PSHIRE_PSHIRE_STAT_OFFSET 0x8u
#define PSHIRE_PSHIRE_STAT_BYTE_OFFSET 0x8u
#define PSHIRE_PSHIRE_STAT_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_RESET_VALUE 0x00000000ul
#define PSHIRE_PSHIRE_STAT_RESET_MASK 0xfffffffful
#define PSHIRE_PSHIRE_STAT_READ_MASK 0xfffffffful
#define PSHIRE_PSHIRE_STAT_WRITE_MASK 0x00000000ul
/* Register member: pshire.int_axi_low_addr                                */
/* Register type referenced: pshire::int_axi_low_addr                      */
/* Register template referenced: pshire::int_axi_low_addr                  */
#define PSHIRE_INT_AXI_LOW_ADDR_OFFSET 0xcu
#define PSHIRE_INT_AXI_LOW_ADDR_BYTE_OFFSET 0xcu
#define PSHIRE_INT_AXI_LOW_ADDR_READ_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_ADDR_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_ADDR_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_LOW_ADDR_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_LOW_ADDR_READ_MASK 0xfffffffful
#define PSHIRE_INT_AXI_LOW_ADDR_WRITE_MASK 0xfffffffful
/* Register member: pshire.int_axi_hi_addr                                 */
/* Register type referenced: pshire::int_axi_hi_addr                       */
/* Register template referenced: pshire::int_axi_hi_addr                   */
#define PSHIRE_INT_AXI_HI_ADDR_OFFSET 0x10u
#define PSHIRE_INT_AXI_HI_ADDR_BYTE_OFFSET 0x10u
#define PSHIRE_INT_AXI_HI_ADDR_READ_ACCESS 1u
#define PSHIRE_INT_AXI_HI_ADDR_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_HI_ADDR_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_HI_ADDR_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_HI_ADDR_READ_MASK 0xfffffffful
#define PSHIRE_INT_AXI_HI_ADDR_WRITE_MASK 0x000000fful
/* Register member: pshire.int_axi_low_data                                */
/* Register type referenced: pshire::int_axi_low_data                      */
/* Register template referenced: pshire::int_axi_low_data                  */
#define PSHIRE_INT_AXI_LOW_DATA_OFFSET 0x14u
#define PSHIRE_INT_AXI_LOW_DATA_BYTE_OFFSET 0x14u
#define PSHIRE_INT_AXI_LOW_DATA_READ_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_DATA_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_DATA_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_LOW_DATA_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_LOW_DATA_READ_MASK 0xfffffffful
#define PSHIRE_INT_AXI_LOW_DATA_WRITE_MASK 0xfffffffful
/* Register member: pshire.int_axi_hi_data                                 */
/* Register type referenced: pshire::int_axi_hi_data                       */
/* Register template referenced: pshire::int_axi_hi_data                   */
#define PSHIRE_INT_AXI_HI_DATA_OFFSET 0x18u
#define PSHIRE_INT_AXI_HI_DATA_BYTE_OFFSET 0x18u
#define PSHIRE_INT_AXI_HI_DATA_READ_ACCESS 1u
#define PSHIRE_INT_AXI_HI_DATA_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_HI_DATA_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_HI_DATA_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_HI_DATA_READ_MASK 0xfffffffful
#define PSHIRE_INT_AXI_HI_DATA_WRITE_MASK 0xfffffffful
/* Register member: pshire.int_axi_stat                                    */
/* Register type referenced: pshire::int_axi_stat                          */
/* Register template referenced: pshire::int_axi_stat                      */
#define PSHIRE_INT_AXI_STAT_OFFSET 0x1cu
#define PSHIRE_INT_AXI_STAT_BYTE_OFFSET 0x1cu
#define PSHIRE_INT_AXI_STAT_READ_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_STAT_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_STAT_READ_MASK 0xfffffffful
#define PSHIRE_INT_AXI_STAT_WRITE_MASK 0x0001fffful
/* Register member: pshire.int_axi_en                                      */
/* Register type referenced: pshire::int_axi_en                            */
/* Register template referenced: pshire::int_axi_en                        */
#define PSHIRE_INT_AXI_EN_OFFSET 0x20u
#define PSHIRE_INT_AXI_EN_BYTE_OFFSET 0x20u
#define PSHIRE_INT_AXI_EN_READ_ACCESS 1u
#define PSHIRE_INT_AXI_EN_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_EN_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_EN_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_EN_READ_MASK 0xfffffffful
#define PSHIRE_INT_AXI_EN_WRITE_MASK 0x0001fffful
/* Register member: pshire.int_axi_set                                     */
/* Register type referenced: pshire::int_axi_set                           */
/* Register template referenced: pshire::int_axi_set                       */
#define PSHIRE_INT_AXI_SET_OFFSET 0x24u
#define PSHIRE_INT_AXI_SET_BYTE_OFFSET 0x24u
#define PSHIRE_INT_AXI_SET_READ_ACCESS 0u
#define PSHIRE_INT_AXI_SET_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_SET_RESET_VALUE 0x00000000ul
#define PSHIRE_INT_AXI_SET_RESET_MASK 0xfffffffful
#define PSHIRE_INT_AXI_SET_READ_MASK 0x00000000ul
#define PSHIRE_INT_AXI_SET_WRITE_MASK 0x0001fffful
/* Register member: pshire.msi_rx_vec                                      */
/* Register type referenced: pshire::msi_rx_vec                            */
/* Register template referenced: pshire::msi_rx_vec                        */
#define PSHIRE_MSI_RX_VEC_OFFSET 0x28u
#define PSHIRE_MSI_RX_VEC_BYTE_OFFSET 0x28u
#define PSHIRE_MSI_RX_VEC_READ_ACCESS 1u
#define PSHIRE_MSI_RX_VEC_WRITE_ACCESS 0u
#define PSHIRE_MSI_RX_VEC_RESET_VALUE 0x00000000ul
#define PSHIRE_MSI_RX_VEC_RESET_MASK 0xfffffffful
#define PSHIRE_MSI_RX_VEC_READ_MASK 0xfffffffful
#define PSHIRE_MSI_RX_VEC_WRITE_MASK 0x00000000ul
/* Register member: pshire.noc_int_stat                                    */
/* Register type referenced: pshire::noc_int_stat                          */
/* Register template referenced: pshire::noc_int_stat                      */
#define PSHIRE_NOC_INT_STAT_OFFSET 0x2cu
#define PSHIRE_NOC_INT_STAT_BYTE_OFFSET 0x2cu
#define PSHIRE_NOC_INT_STAT_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_RESET_VALUE 0x00000000ul
#define PSHIRE_NOC_INT_STAT_RESET_MASK 0xfffffffful
#define PSHIRE_NOC_INT_STAT_READ_MASK 0xfffffffful
#define PSHIRE_NOC_INT_STAT_WRITE_MASK 0x00000000ul

/* Register type: pshire::pshire_ctrl                                      */
/* Register template: pshire::pshire_ctrl                                  */
/* Source filename: pshire_esr.csr, line: 13                               */
/* Field member: pshire::pshire_ctrl.axi_data_sel                          */
/* Source filename: pshire_esr.csr, line: 24                               */
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_MSB 2u
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_LSB 2u
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_WIDTH 1u
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_READ_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_WRITE_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_RESET 0x0u
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_FIELD_MASK 0x00000004ul
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_GET(x) (((x) & 0x00000004ul) >> 2)
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_SET(x) (((x) << 2) & 0x00000004ul)
#define PSHIRE_PSHIRE_CTRL_AXI_DATA_SEL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pshire::pshire_ctrl.axi_parity                            */
/* Source filename: pshire_esr.csr, line: 20                               */
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_MSB 1u
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_LSB 1u
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_WIDTH 1u
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_READ_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_WRITE_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_RESET 0x0u
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_FIELD_MASK 0x00000002ul
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_GET(x) (((x) & 0x00000002ul) >> 1)
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_SET(x) (((x) << 1) & 0x00000002ul)
#define PSHIRE_PSHIRE_CTRL_AXI_PARITY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pshire::pshire_ctrl.pll0_byp                              */
/* Source filename: pshire_esr.csr, line: 15                               */
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_MSB 0u
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_LSB 0u
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_WIDTH 1u
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_READ_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_WRITE_ACCESS 1u
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_RESET 0x1u
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_FIELD_MASK 0x00000001ul
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_GET(x) ((x) & 0x00000001ul)
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_SET(x) ((x) & 0x00000001ul)
#define PSHIRE_PSHIRE_CTRL_PLL0_BYP_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pshire::pshire_reset                                     */
/* Register template: pshire::pshire_reset                                 */
/* Source filename: pshire_esr.csr, line: 29                               */
/* Field member: pshire::pshire_reset.pwr_up_rstn                          */
/* Source filename: pshire_esr.csr, line: 31                               */
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_MSB 0u
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_LSB 0u
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_WIDTH 1u
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_READ_ACCESS 1u
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_WRITE_ACCESS 1u
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_RESET 0x0u
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_FIELD_MASK 0x00000001ul
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_GET(x) ((x) & 0x00000001ul)
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_SET(x) ((x) & 0x00000001ul)
#define PSHIRE_PSHIRE_RESET_PWR_UP_RSTN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pshire::pshire_stat                                      */
/* Register template: pshire::pshire_stat                                  */
/* Source filename: pshire_esr.csr, line: 36                               */
/* Field member: pshire::pshire_stat.pcie0_wake                            */
/* Source filename: pshire_esr.csr, line: 68                               */
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_MSB 8u
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_LSB 8u
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_WIDTH 1u
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_FIELD_MASK 0x00000100ul
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_GET(x) (((x) & 0x00000100ul) >> 8)
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_SET(x) (((x) << 8) & 0x00000100ul)
#define PSHIRE_PSHIRE_STAT_PCIE0_WAKE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pshire::pshire_stat.pcie_unc_error                        */
/* Source filename: pshire_esr.csr, line: 63                               */
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_MSB 7u
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_LSB 6u
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_WIDTH 2u
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_FIELD_MASK 0x000000c0ul
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_GET(x) (((x) & 0x000000c0ul) >> 6)
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_SET(x) (((x) << 6) & 0x000000c0ul)
#define PSHIRE_PSHIRE_STAT_PCIE_UNC_ERROR_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0ul) | ((r) & 0xffffff3ful))
/* Field member: pshire::pshire_stat.perst_n                               */
/* Source filename: pshire_esr.csr, line: 58                               */
#define PSHIRE_PSHIRE_STAT_PERST_N_MSB 5u
#define PSHIRE_PSHIRE_STAT_PERST_N_LSB 5u
#define PSHIRE_PSHIRE_STAT_PERST_N_WIDTH 1u
#define PSHIRE_PSHIRE_STAT_PERST_N_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_PERST_N_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_PERST_N_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_PERST_N_FIELD_MASK 0x00000020ul
#define PSHIRE_PSHIRE_STAT_PERST_N_GET(x) (((x) & 0x00000020ul) >> 5)
#define PSHIRE_PSHIRE_STAT_PERST_N_SET(x) (((x) << 5) & 0x00000020ul)
#define PSHIRE_PSHIRE_STAT_PERST_N_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pshire::pshire_stat.ep_rc0                                */
/* Source filename: pshire_esr.csr, line: 53                               */
#define PSHIRE_PSHIRE_STAT_EP_RC0_MSB 4u
#define PSHIRE_PSHIRE_STAT_EP_RC0_LSB 4u
#define PSHIRE_PSHIRE_STAT_EP_RC0_WIDTH 1u
#define PSHIRE_PSHIRE_STAT_EP_RC0_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_EP_RC0_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_EP_RC0_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_EP_RC0_FIELD_MASK 0x00000010ul
#define PSHIRE_PSHIRE_STAT_EP_RC0_GET(x) (((x) & 0x00000010ul) >> 4)
#define PSHIRE_PSHIRE_STAT_EP_RC0_SET(x) (((x) << 4) & 0x00000010ul)
#define PSHIRE_PSHIRE_STAT_EP_RC0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pshire::pshire_stat.ss_mode                               */
/* Source filename: pshire_esr.csr, line: 48                               */
#define PSHIRE_PSHIRE_STAT_SS_MODE_MSB 3u
#define PSHIRE_PSHIRE_STAT_SS_MODE_LSB 2u
#define PSHIRE_PSHIRE_STAT_SS_MODE_WIDTH 2u
#define PSHIRE_PSHIRE_STAT_SS_MODE_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_SS_MODE_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_SS_MODE_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_SS_MODE_FIELD_MASK 0x0000000cul
#define PSHIRE_PSHIRE_STAT_SS_MODE_GET(x) (((x) & 0x0000000cul) >> 2)
#define PSHIRE_PSHIRE_STAT_SS_MODE_SET(x) (((x) << 2) & 0x0000000cul)
#define PSHIRE_PSHIRE_STAT_SS_MODE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000cul) | ((r) & 0xfffffff3ul))
/* Field member: pshire::pshire_stat.pll_lock_lst                          */
/* Source filename: pshire_esr.csr, line: 43                               */
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_MSB 1u
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_LSB 1u
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_WIDTH 1u
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_FIELD_MASK 0x00000002ul
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_GET(x) (((x) & 0x00000002ul) >> 1)
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_SET(x) (((x) << 1) & 0x00000002ul)
#define PSHIRE_PSHIRE_STAT_PLL_LOCK_LST_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pshire::pshire_stat.pll0_ok                               */
/* Source filename: pshire_esr.csr, line: 38                               */
#define PSHIRE_PSHIRE_STAT_PLL0_OK_MSB 0u
#define PSHIRE_PSHIRE_STAT_PLL0_OK_LSB 0u
#define PSHIRE_PSHIRE_STAT_PLL0_OK_WIDTH 1u
#define PSHIRE_PSHIRE_STAT_PLL0_OK_READ_ACCESS 1u
#define PSHIRE_PSHIRE_STAT_PLL0_OK_WRITE_ACCESS 0u
#define PSHIRE_PSHIRE_STAT_PLL0_OK_RESET 0x0u
#define PSHIRE_PSHIRE_STAT_PLL0_OK_FIELD_MASK 0x00000001ul
#define PSHIRE_PSHIRE_STAT_PLL0_OK_GET(x) ((x) & 0x00000001ul)
#define PSHIRE_PSHIRE_STAT_PLL0_OK_SET(x) ((x) & 0x00000001ul)
#define PSHIRE_PSHIRE_STAT_PLL0_OK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pshire::int_axi_low_addr                                 */
/* Register template: pshire::int_axi_low_addr                             */
/* Source filename: pshire_esr.csr, line: 74                               */
/* Field member: pshire::int_axi_low_addr.addr                             */
/* Source filename: pshire_esr.csr, line: 76                               */
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_MSB 31u
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_LSB 0u
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_WIDTH 32u
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_READ_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_RESET 0x00000000ul
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_FIELD_MASK 0xfffffffful
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_GET(x) ((x) & 0xfffffffful)
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_SET(x) ((x) & 0xfffffffful)
#define PSHIRE_INT_AXI_LOW_ADDR_ADDR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: pshire::int_axi_hi_addr                                  */
/* Register template: pshire::int_axi_hi_addr                              */
/* Source filename: pshire_esr.csr, line: 81                               */
/* Field member: pshire::int_axi_hi_addr.addr                              */
/* Source filename: pshire_esr.csr, line: 83                               */
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_MSB 7u
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_LSB 0u
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_WIDTH 8u
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_READ_ACCESS 1u
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_RESET 0x00u
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_FIELD_MASK 0x000000fful
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_GET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_SET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_HI_ADDR_ADDR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pshire::int_axi_low_data                                 */
/* Register template: pshire::int_axi_low_data                             */
/* Source filename: pshire_esr.csr, line: 88                               */
/* Field member: pshire::int_axi_low_data.addr                             */
/* Source filename: pshire_esr.csr, line: 90                               */
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_MSB 31u
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_LSB 0u
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_WIDTH 32u
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_READ_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_RESET 0x00000000ul
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_FIELD_MASK 0xfffffffful
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_GET(x) ((x) & 0xfffffffful)
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_SET(x) ((x) & 0xfffffffful)
#define PSHIRE_INT_AXI_LOW_DATA_ADDR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: pshire::int_axi_hi_data                                  */
/* Register template: pshire::int_axi_hi_data                              */
/* Source filename: pshire_esr.csr, line: 95                               */
/* Field member: pshire::int_axi_hi_data.addr                              */
/* Source filename: pshire_esr.csr, line: 97                               */
#define PSHIRE_INT_AXI_HI_DATA_ADDR_MSB 31u
#define PSHIRE_INT_AXI_HI_DATA_ADDR_LSB 0u
#define PSHIRE_INT_AXI_HI_DATA_ADDR_WIDTH 32u
#define PSHIRE_INT_AXI_HI_DATA_ADDR_READ_ACCESS 1u
#define PSHIRE_INT_AXI_HI_DATA_ADDR_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_HI_DATA_ADDR_RESET 0x00000000ul
#define PSHIRE_INT_AXI_HI_DATA_ADDR_FIELD_MASK 0xfffffffful
#define PSHIRE_INT_AXI_HI_DATA_ADDR_GET(x) ((x) & 0xfffffffful)
#define PSHIRE_INT_AXI_HI_DATA_ADDR_SET(x) ((x) & 0xfffffffful)
#define PSHIRE_INT_AXI_HI_DATA_ADDR_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: pshire::int_axi_stat                                     */
/* Register template: pshire::int_axi_stat                                 */
/* Source filename: pshire_esr.csr, line: 102                              */
/* Field member: pshire::int_axi_stat.msi_ctrl_int                         */
/* Source filename: pshire_esr.csr, line: 124                              */
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_MSB 16u
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_LSB 16u
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_WIDTH 1u
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_READ_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_RESET 0x0u
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_FIELD_MASK 0x00010000ul
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_GET(x) (((x) & 0x00010000ul) >> 16)
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define PSHIRE_INT_AXI_STAT_MSI_CTRL_INT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pshire::int_axi_stat.dma_wr_done                          */
/* Source filename: pshire_esr.csr, line: 119                              */
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_MSB 15u
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_LSB 12u
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_WIDTH 4u
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_READ_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_RESET 0x0u
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_FIELD_MASK 0x0000f000ul
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_GET(x) (((x) & 0x0000f000ul) >> 12)
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_SET(x) (((x) << 12) & 0x0000f000ul)
#define PSHIRE_INT_AXI_STAT_DMA_WR_DONE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: pshire::int_axi_stat.dma_rd_done                          */
/* Source filename: pshire_esr.csr, line: 114                              */
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_MSB 11u
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_LSB 8u
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_WIDTH 4u
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_READ_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_RESET 0x0u
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_FIELD_MASK 0x00000f00ul
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_GET(x) (((x) & 0x00000f00ul) >> 8)
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_SET(x) (((x) << 8) & 0x00000f00ul)
#define PSHIRE_INT_AXI_STAT_DMA_RD_DONE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: pshire::int_axi_stat.edma_int                             */
/* Source filename: pshire_esr.csr, line: 109                              */
#define PSHIRE_INT_AXI_STAT_EDMA_INT_MSB 7u
#define PSHIRE_INT_AXI_STAT_EDMA_INT_LSB 0u
#define PSHIRE_INT_AXI_STAT_EDMA_INT_WIDTH 8u
#define PSHIRE_INT_AXI_STAT_EDMA_INT_READ_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_EDMA_INT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_STAT_EDMA_INT_RESET 0x00u
#define PSHIRE_INT_AXI_STAT_EDMA_INT_FIELD_MASK 0x000000fful
#define PSHIRE_INT_AXI_STAT_EDMA_INT_GET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_STAT_EDMA_INT_SET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_STAT_EDMA_INT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pshire::int_axi_en                                       */
/* Register template: pshire::int_axi_en                                   */
/* Source filename: pshire_esr.csr, line: 130                              */
/* Field member: pshire::int_axi_en.msi_ctrl_int                           */
/* Source filename: pshire_esr.csr, line: 145                              */
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_MSB 16u
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_LSB 16u
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_WIDTH 1u
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_READ_ACCESS 1u
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_RESET 0x0u
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_FIELD_MASK 0x00010000ul
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_GET(x) (((x) & 0x00010000ul) >> 16)
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_SET(x) (((x) << 16) & 0x00010000ul)
#define PSHIRE_INT_AXI_EN_MSI_CTRL_INT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pshire::int_axi_en.dma_wr_done                            */
/* Source filename: pshire_esr.csr, line: 141                              */
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_MSB 15u
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_LSB 12u
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_WIDTH 4u
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_READ_ACCESS 1u
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_RESET 0x0u
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_FIELD_MASK 0x0000f000ul
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_GET(x) (((x) & 0x0000f000ul) >> 12)
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_SET(x) (((x) << 12) & 0x0000f000ul)
#define PSHIRE_INT_AXI_EN_DMA_WR_DONE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: pshire::int_axi_en.dma_rd_done                            */
/* Source filename: pshire_esr.csr, line: 137                              */
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_MSB 11u
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_LSB 8u
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_WIDTH 4u
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_READ_ACCESS 1u
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_RESET 0x0u
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_FIELD_MASK 0x00000f00ul
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_GET(x) (((x) & 0x00000f00ul) >> 8)
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_SET(x) (((x) << 8) & 0x00000f00ul)
#define PSHIRE_INT_AXI_EN_DMA_RD_DONE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: pshire::int_axi_en.edma_int                               */
/* Source filename: pshire_esr.csr, line: 133                              */
#define PSHIRE_INT_AXI_EN_EDMA_INT_MSB 7u
#define PSHIRE_INT_AXI_EN_EDMA_INT_LSB 0u
#define PSHIRE_INT_AXI_EN_EDMA_INT_WIDTH 8u
#define PSHIRE_INT_AXI_EN_EDMA_INT_READ_ACCESS 1u
#define PSHIRE_INT_AXI_EN_EDMA_INT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_EN_EDMA_INT_RESET 0x00u
#define PSHIRE_INT_AXI_EN_EDMA_INT_FIELD_MASK 0x000000fful
#define PSHIRE_INT_AXI_EN_EDMA_INT_GET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_EN_EDMA_INT_SET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_EN_EDMA_INT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pshire::int_axi_set                                      */
/* Register template: pshire::int_axi_set                                  */
/* Source filename: pshire_esr.csr, line: 150                              */
/* Field member: pshire::int_axi_set.msi_ctrl_int                          */
/* Source filename: pshire_esr.csr, line: 168                              */
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_MSB 16u
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_LSB 16u
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_WIDTH 1u
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_READ_ACCESS 0u
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_RESET 0x0u
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_FIELD_MASK 0x00010000ul
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_GET(x) (((x) & 0x00010000ul) >> 16)
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_SET(x) (((x) << 16) & 0x00010000ul)
#define PSHIRE_INT_AXI_SET_MSI_CTRL_INT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pshire::int_axi_set.dma_wr_done                           */
/* Source filename: pshire_esr.csr, line: 163                              */
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_MSB 15u
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_LSB 12u
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_WIDTH 4u
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_READ_ACCESS 0u
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_RESET 0x0u
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_FIELD_MASK 0x0000f000ul
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_GET(x) (((x) & 0x0000f000ul) >> 12)
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_SET(x) (((x) << 12) & 0x0000f000ul)
#define PSHIRE_INT_AXI_SET_DMA_WR_DONE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: pshire::int_axi_set.dma_rd_done                           */
/* Source filename: pshire_esr.csr, line: 158                              */
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_MSB 11u
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_LSB 8u
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_WIDTH 4u
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_READ_ACCESS 0u
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_RESET 0x0u
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_FIELD_MASK 0x00000f00ul
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_GET(x) (((x) & 0x00000f00ul) >> 8)
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_SET(x) (((x) << 8) & 0x00000f00ul)
#define PSHIRE_INT_AXI_SET_DMA_RD_DONE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: pshire::int_axi_set.edma_int                              */
/* Source filename: pshire_esr.csr, line: 153                              */
#define PSHIRE_INT_AXI_SET_EDMA_INT_MSB 7u
#define PSHIRE_INT_AXI_SET_EDMA_INT_LSB 0u
#define PSHIRE_INT_AXI_SET_EDMA_INT_WIDTH 8u
#define PSHIRE_INT_AXI_SET_EDMA_INT_READ_ACCESS 0u
#define PSHIRE_INT_AXI_SET_EDMA_INT_WRITE_ACCESS 1u
#define PSHIRE_INT_AXI_SET_EDMA_INT_RESET 0x00u
#define PSHIRE_INT_AXI_SET_EDMA_INT_FIELD_MASK 0x000000fful
#define PSHIRE_INT_AXI_SET_EDMA_INT_GET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_SET_EDMA_INT_SET(x) ((x) & 0x000000fful)
#define PSHIRE_INT_AXI_SET_EDMA_INT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pshire::msi_rx_vec                                       */
/* Register template: pshire::msi_rx_vec                                   */
/* Source filename: pshire_esr.csr, line: 174                              */
/* Field member: pshire::msi_rx_vec.vector                                 */
/* Source filename: pshire_esr.csr, line: 176                              */
#define PSHIRE_MSI_RX_VEC_VECTOR_MSB 7u
#define PSHIRE_MSI_RX_VEC_VECTOR_LSB 0u
#define PSHIRE_MSI_RX_VEC_VECTOR_WIDTH 8u
#define PSHIRE_MSI_RX_VEC_VECTOR_READ_ACCESS 1u
#define PSHIRE_MSI_RX_VEC_VECTOR_WRITE_ACCESS 0u
#define PSHIRE_MSI_RX_VEC_VECTOR_RESET 0x00u
#define PSHIRE_MSI_RX_VEC_VECTOR_FIELD_MASK 0x000000fful
#define PSHIRE_MSI_RX_VEC_VECTOR_GET(x) ((x) & 0x000000fful)
#define PSHIRE_MSI_RX_VEC_VECTOR_SET(x) ((x) & 0x000000fful)
#define PSHIRE_MSI_RX_VEC_VECTOR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: pshire::noc_int_stat                                     */
/* Register template: pshire::noc_int_stat                                 */
/* Source filename: pshire_esr.csr, line: 183                              */
/* Field member: pshire::noc_int_stat.pshr_noc                             */
/* Source filename: pshire_esr.csr, line: 216                              */
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_MSB 14u
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_LSB 14u
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_WIDTH 1u
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_RESET 0x0u
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_FIELD_MASK 0x00004000ul
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_GET(x) (((x) & 0x00004000ul) >> 14)
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_SET(x) (((x) << 14) & 0x00004000ul)
#define PSHIRE_NOC_INT_STAT_PSHR_NOC_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pshire::noc_int_stat.dbg_brdg                             */
/* Source filename: pshire_esr.csr, line: 211                              */
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_MSB 13u
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_LSB 13u
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_WIDTH 1u
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_RESET 0x0u
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_FIELD_MASK 0x00002000ul
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_GET(x) (((x) & 0x00002000ul) >> 13)
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_SET(x) (((x) << 13) & 0x00002000ul)
#define PSHIRE_NOC_INT_STAT_DBG_BRDG_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pshire::noc_int_stat.dbg_rtr                              */
/* Source filename: pshire_esr.csr, line: 206                              */
#define PSHIRE_NOC_INT_STAT_DBG_RTR_MSB 12u
#define PSHIRE_NOC_INT_STAT_DBG_RTR_LSB 12u
#define PSHIRE_NOC_INT_STAT_DBG_RTR_WIDTH 1u
#define PSHIRE_NOC_INT_STAT_DBG_RTR_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_DBG_RTR_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_DBG_RTR_RESET 0x0u
#define PSHIRE_NOC_INT_STAT_DBG_RTR_FIELD_MASK 0x00001000ul
#define PSHIRE_NOC_INT_STAT_DBG_RTR_GET(x) (((x) & 0x00001000ul) >> 12)
#define PSHIRE_NOC_INT_STAT_DBG_RTR_SET(x) (((x) << 12) & 0x00001000ul)
#define PSHIRE_NOC_INT_STAT_DBG_RTR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pshire::noc_int_stat.axi_mstr_sys                         */
/* Source filename: pshire_esr.csr, line: 201                              */
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_MSB 11u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_LSB 11u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_WIDTH 1u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_RESET 0x0u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_FIELD_MASK 0x00000800ul
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_GET(x) (((x) & 0x00000800ul) >> 11)
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_SYS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pshire::noc_int_stat.axi_mstr_l3                          */
/* Source filename: pshire_esr.csr, line: 196                              */
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_MSB 10u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_LSB 10u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_WIDTH 1u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_RESET 0x0u
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_FIELD_MASK 0x00000400ul
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_GET(x) (((x) & 0x00000400ul) >> 10)
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_SET(x) (((x) << 10) & 0x00000400ul)
#define PSHIRE_NOC_INT_STAT_AXI_MSTR_L3_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pshire::noc_int_stat.axi_slv                              */
/* Source filename: pshire_esr.csr, line: 191                              */
#define PSHIRE_NOC_INT_STAT_AXI_SLV_MSB 9u
#define PSHIRE_NOC_INT_STAT_AXI_SLV_LSB 9u
#define PSHIRE_NOC_INT_STAT_AXI_SLV_WIDTH 1u
#define PSHIRE_NOC_INT_STAT_AXI_SLV_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_AXI_SLV_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_AXI_SLV_RESET 0x0u
#define PSHIRE_NOC_INT_STAT_AXI_SLV_FIELD_MASK 0x00000200ul
#define PSHIRE_NOC_INT_STAT_AXI_SLV_GET(x) (((x) & 0x00000200ul) >> 9)
#define PSHIRE_NOC_INT_STAT_AXI_SLV_SET(x) (((x) << 9) & 0x00000200ul)
#define PSHIRE_NOC_INT_STAT_AXI_SLV_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pshire::noc_int_stat.main_noc                             */
/* Source filename: pshire_esr.csr, line: 185                              */
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_MSB 8u
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_LSB 0u
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_WIDTH 9u
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_READ_ACCESS 1u
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_WRITE_ACCESS 0u
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_RESET 0x000u
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_FIELD_MASK 0x000001fful
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_GET(x) ((x) & 0x000001fful)
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_SET(x) ((x) & 0x000001fful)
#define PSHIRE_NOC_INT_STAT_MAIN_NOC_MODIFY(r, x) \
   (((x) & 0x000001fful) | ((r) & 0xfffffe00ul))

/* Addressmap type: pshire_usr0                                            */
/* Addressmap template: pshire_usr0                                        */
/* Source filename: pshire_esr.csr, line: 224                              */
#define PSHIRE_USR0_SIZE 0x400u
#define PSHIRE_USR0_BYTE_SIZE 0x400u
/* Register member: pshire_usr0.dma_rd_xfer                                */
/* Register type referenced: pshire_usr0::dma_rd_xfer                      */
/* Register template referenced: pshire_usr0::dma_rd_xfer                  */
#define PSHIRE_USR0_DMA_RD_XFER_OFFSET 0x0u
#define PSHIRE_USR0_DMA_RD_XFER_BYTE_OFFSET 0x0u
#define PSHIRE_USR0_DMA_RD_XFER_READ_ACCESS 0u
#define PSHIRE_USR0_DMA_RD_XFER_WRITE_ACCESS 1u
#define PSHIRE_USR0_DMA_RD_XFER_RESET_VALUE 0x00000000ul
#define PSHIRE_USR0_DMA_RD_XFER_RESET_MASK 0xfffffffful
#define PSHIRE_USR0_DMA_RD_XFER_READ_MASK 0x00000000ul
#define PSHIRE_USR0_DMA_RD_XFER_WRITE_MASK 0x0000000ful
/* Register member: pshire_usr0.dma_wr_xfer                                */
/* Register type referenced: pshire_usr0::dma_wr_xfer                      */
/* Register template referenced: pshire_usr0::dma_wr_xfer                  */
#define PSHIRE_USR0_DMA_WR_XFER_OFFSET 0x4u
#define PSHIRE_USR0_DMA_WR_XFER_BYTE_OFFSET 0x4u
#define PSHIRE_USR0_DMA_WR_XFER_READ_ACCESS 0u
#define PSHIRE_USR0_DMA_WR_XFER_WRITE_ACCESS 1u
#define PSHIRE_USR0_DMA_WR_XFER_RESET_VALUE 0x00000000ul
#define PSHIRE_USR0_DMA_WR_XFER_RESET_MASK 0xfffffffful
#define PSHIRE_USR0_DMA_WR_XFER_READ_MASK 0x00000000ul
#define PSHIRE_USR0_DMA_WR_XFER_WRITE_MASK 0x0000000ful
/* Register member: pshire_usr0.dma_rd_done                                */
/* Register type referenced: pshire_usr0::dma_rd_done                      */
/* Register template referenced: pshire_usr0::dma_rd_done                  */
#define PSHIRE_USR0_DMA_RD_DONE_OFFSET 0x8u
#define PSHIRE_USR0_DMA_RD_DONE_BYTE_OFFSET 0x8u
#define PSHIRE_USR0_DMA_RD_DONE_READ_ACCESS 1u
#define PSHIRE_USR0_DMA_RD_DONE_WRITE_ACCESS 0u
#define PSHIRE_USR0_DMA_RD_DONE_RESET_VALUE 0x00000000ul
#define PSHIRE_USR0_DMA_RD_DONE_RESET_MASK 0xfffffffful
#define PSHIRE_USR0_DMA_RD_DONE_READ_MASK 0xfffffffful
#define PSHIRE_USR0_DMA_RD_DONE_WRITE_MASK 0x00000000ul
/* Register member: pshire_usr0.dma_wr_done                                */
/* Register type referenced: pshire_usr0::dma_wr_done                      */
/* Register template referenced: pshire_usr0::dma_wr_done                  */
#define PSHIRE_USR0_DMA_WR_DONE_OFFSET 0x18u
#define PSHIRE_USR0_DMA_WR_DONE_BYTE_OFFSET 0x18u
#define PSHIRE_USR0_DMA_WR_DONE_READ_ACCESS 1u
#define PSHIRE_USR0_DMA_WR_DONE_WRITE_ACCESS 0u
#define PSHIRE_USR0_DMA_WR_DONE_RESET_VALUE 0x00000000ul
#define PSHIRE_USR0_DMA_WR_DONE_RESET_MASK 0xfffffffful
#define PSHIRE_USR0_DMA_WR_DONE_READ_MASK 0xfffffffful
#define PSHIRE_USR0_DMA_WR_DONE_WRITE_MASK 0x00000000ul

/* Register type: pshire_usr0::dma_rd_xfer                                 */
/* Register template: pshire_usr0::dma_rd_xfer                             */
/* Source filename: pshire_esr.csr, line: 228                              */
/* Field member: pshire_usr0::dma_rd_xfer.chnl_go                          */
/* Source filename: pshire_esr.csr, line: 230                              */
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_MSB 3u
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_LSB 0u
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_WIDTH 4u
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_READ_ACCESS 0u
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_WRITE_ACCESS 1u
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_RESET 0x0u
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_FIELD_MASK 0x0000000ful
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_GET(x) ((x) & 0x0000000ful)
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_SET(x) ((x) & 0x0000000ful)
#define PSHIRE_USR0_DMA_RD_XFER_CHNL_GO_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pshire_usr0::dma_wr_xfer                                 */
/* Register template: pshire_usr0::dma_wr_xfer                             */
/* Source filename: pshire_esr.csr, line: 237                              */
/* Field member: pshire_usr0::dma_wr_xfer.chnl_go                          */
/* Source filename: pshire_esr.csr, line: 239                              */
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_MSB 3u
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_LSB 0u
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_WIDTH 4u
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_READ_ACCESS 0u
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_WRITE_ACCESS 1u
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_RESET 0x0u
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_FIELD_MASK 0x0000000ful
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_GET(x) ((x) & 0x0000000ful)
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_SET(x) ((x) & 0x0000000ful)
#define PSHIRE_USR0_DMA_WR_XFER_CHNL_GO_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pshire_usr0::dma_rd_done                                 */
/* Register template: pshire_usr0::dma_rd_done                             */
/* Source filename: pshire_esr.csr, line: 245                              */
/* Field member: pshire_usr0::dma_rd_done.chnl_rd_cnt                      */
/* Source filename: pshire_esr.csr, line: 247                              */
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_MSB 4u
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_LSB 0u
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_WIDTH 5u
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_READ_ACCESS 1u
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_WRITE_ACCESS 0u
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_RESET 0x00u
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_FIELD_MASK 0x0000001ful
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_GET(x) ((x) & 0x0000001ful)
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_SET(x) ((x) & 0x0000001ful)
#define PSHIRE_USR0_DMA_RD_DONE_CHNL_RD_CNT_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: pshire_usr0::dma_wr_done                                 */
/* Register template: pshire_usr0::dma_wr_done                             */
/* Source filename: pshire_esr.csr, line: 254                              */
/* Field member: pshire_usr0::dma_wr_done.chnl_wr_cnt                      */
/* Source filename: pshire_esr.csr, line: 256                              */
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_MSB 4u
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_LSB 0u
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_WIDTH 5u
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_READ_ACCESS 1u
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_WRITE_ACCESS 0u
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_RESET 0x00u
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_FIELD_MASK 0x0000001ful
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_GET(x) ((x) & 0x0000001ful)
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_SET(x) ((x) & 0x0000001ful)
#define PSHIRE_USR0_DMA_WR_DONE_CHNL_WR_CNT_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Addressmap type: pshire_usr1                                            */
/* Addressmap template: pshire_usr1                                        */
/* Source filename: pshire_esr.csr, line: 266                              */
#define PSHIRE_USR1_SIZE 0x400u
#define PSHIRE_USR1_BYTE_SIZE 0x400u
/* Register member: pshire_usr1.pslv_r_misc_info                           */
/* Register type referenced: pshire_usr1::pslv_r_misc_info                 */
/* Register template referenced: pshire_usr1::pslv_r_misc_info             */
#define PSHIRE_USR1_PSLV_R_MISC_INFO_OFFSET 0x0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_BYTE_OFFSET 0x0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_RESET_VALUE 0x00000000ul
#define PSHIRE_USR1_PSLV_R_MISC_INFO_RESET_MASK 0xfffffffful
#define PSHIRE_USR1_PSLV_R_MISC_INFO_READ_MASK 0xfffffffful
#define PSHIRE_USR1_PSLV_R_MISC_INFO_WRITE_MASK 0x00fffffful
/* Register member: pshire_usr1.pslv_w_misc_info                           */
/* Register type referenced: pshire_usr1::pslv_w_misc_info                 */
/* Register template referenced: pshire_usr1::pslv_w_misc_info             */
#define PSHIRE_USR1_PSLV_W_MISC_INFO_OFFSET 0x8u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_BYTE_OFFSET 0x8u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_RESET_VALUE 0x00000000ul
#define PSHIRE_USR1_PSLV_W_MISC_INFO_RESET_MASK 0xfffffffful
#define PSHIRE_USR1_PSLV_W_MISC_INFO_READ_MASK 0xfffffffful
#define PSHIRE_USR1_PSLV_W_MISC_INFO_WRITE_MASK 0x00fffffful
/* Register member: pshire_usr1.mstr_misc_info                             */
/* Register type referenced: pshire_usr1::mstr_misc_info                   */
/* Register template referenced: pshire_usr1::mstr_misc_info               */
#define PSHIRE_USR1_MSTR_MISC_INFO_OFFSET 0x10u
#define PSHIRE_USR1_MSTR_MISC_INFO_BYTE_OFFSET 0x10u
#define PSHIRE_USR1_MSTR_MISC_INFO_READ_ACCESS 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_WRITE_ACCESS 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_RESET_VALUE 0x00000000ul
#define PSHIRE_USR1_MSTR_MISC_INFO_RESET_MASK 0xfffffffful
#define PSHIRE_USR1_MSTR_MISC_INFO_READ_MASK 0xfffffffful
#define PSHIRE_USR1_MSTR_MISC_INFO_WRITE_MASK 0x0000000ful
/* Register member: pshire_usr1.intx_en                                    */
/* Register type referenced: pshire_usr1::intx_en                          */
/* Register template referenced: pshire_usr1::intx_en                      */
#define PSHIRE_USR1_INTX_EN_OFFSET 0x14u
#define PSHIRE_USR1_INTX_EN_BYTE_OFFSET 0x14u
#define PSHIRE_USR1_INTX_EN_READ_ACCESS 1u
#define PSHIRE_USR1_INTX_EN_WRITE_ACCESS 1u
#define PSHIRE_USR1_INTX_EN_RESET_VALUE 0x00000000ul
#define PSHIRE_USR1_INTX_EN_RESET_MASK 0xfffffffful
#define PSHIRE_USR1_INTX_EN_READ_MASK 0xfffffffful
#define PSHIRE_USR1_INTX_EN_WRITE_MASK 0x00000001ul
/* Register member: pshire_usr1.msi_tx_vec                                 */
/* Register type referenced: pshire_usr1::msi_tx_vec                       */
/* Register template referenced: pshire_usr1::msi_tx_vec                   */
#define PSHIRE_USR1_MSI_TX_VEC_OFFSET 0x18u
#define PSHIRE_USR1_MSI_TX_VEC_BYTE_OFFSET 0x18u
#define PSHIRE_USR1_MSI_TX_VEC_READ_ACCESS 1u
#define PSHIRE_USR1_MSI_TX_VEC_WRITE_ACCESS 1u
#define PSHIRE_USR1_MSI_TX_VEC_RESET_VALUE 0x00000000ul
#define PSHIRE_USR1_MSI_TX_VEC_RESET_MASK 0xfffffffful
#define PSHIRE_USR1_MSI_TX_VEC_READ_MASK 0xfffffffful
#define PSHIRE_USR1_MSI_TX_VEC_WRITE_MASK 0xfffffffful
/* Register member: pshire_usr1.app_xfer_pending                           */
/* Register type referenced: pshire_usr1::app_xfer_pending                 */
/* Register template referenced: pshire_usr1::app_xfer_pending             */
#define PSHIRE_USR1_APP_XFER_PENDING_OFFSET 0x1cu
#define PSHIRE_USR1_APP_XFER_PENDING_BYTE_OFFSET 0x1cu
#define PSHIRE_USR1_APP_XFER_PENDING_READ_ACCESS 1u
#define PSHIRE_USR1_APP_XFER_PENDING_WRITE_ACCESS 1u
#define PSHIRE_USR1_APP_XFER_PENDING_RESET_VALUE 0x00000003ul
#define PSHIRE_USR1_APP_XFER_PENDING_RESET_MASK 0xfffffffful
#define PSHIRE_USR1_APP_XFER_PENDING_READ_MASK 0xfffffffful
#define PSHIRE_USR1_APP_XFER_PENDING_WRITE_MASK 0x00000003ul

/* Register type: pshire_usr1::pslv_r_misc_info                            */
/* Register template: pshire_usr1::pslv_r_misc_info                        */
/* Source filename: pshire_esr.csr, line: 270                              */
/* Field member: pshire_usr1::pslv_r_misc_info.aw_tlp_ln                   */
/* Source filename: pshire_esr.csr, line: 280                              */
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_MSB 23u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_LSB 23u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_WIDTH 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_RESET 0x0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_FIELD_MASK 0x00800000ul
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_TLP_LN_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pshire_usr1::pslv_r_misc_info.aw_atu_byp                  */
/* Source filename: pshire_esr.csr, line: 276                              */
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_MSB 22u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_LSB 22u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_WIDTH 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_RESET 0x0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_FIELD_MASK 0x00400000ul
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_ATU_BYP_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pshire_usr1::pslv_r_misc_info.aw_misc_info                */
/* Source filename: pshire_esr.csr, line: 272                              */
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_MSB 21u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_LSB 0u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_WIDTH 22u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_RESET 0x000000ul
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_FIELD_MASK 0x003ffffful
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_GET(x) ((x) & 0x003ffffful)
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_SET(x) ((x) & 0x003ffffful)
#define PSHIRE_USR1_PSLV_R_MISC_INFO_AW_MISC_INFO_MODIFY(r, x) \
   (((x) & 0x003ffffful) | ((r) & 0xffc00000ul))

/* Register type: pshire_usr1::pslv_w_misc_info                            */
/* Register template: pshire_usr1::pslv_w_misc_info                        */
/* Source filename: pshire_esr.csr, line: 285                              */
/* Field member: pshire_usr1::pslv_w_misc_info.aw_tlp_ln                   */
/* Source filename: pshire_esr.csr, line: 295                              */
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_MSB 23u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_LSB 23u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_WIDTH 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_RESET 0x0u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_FIELD_MASK 0x00800000ul
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_TLP_LN_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pshire_usr1::pslv_w_misc_info.aw_atu_byp                  */
/* Source filename: pshire_esr.csr, line: 291                              */
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_MSB 22u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_LSB 22u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_WIDTH 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_RESET 0x0u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_FIELD_MASK 0x00400000ul
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_GET(x) \
   (((x) & 0x00400000ul) >> 22)
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_SET(x) \
   (((x) << 22) & 0x00400000ul)
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_ATU_BYP_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pshire_usr1::pslv_w_misc_info.aw_misc_info                */
/* Source filename: pshire_esr.csr, line: 287                              */
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_MSB 21u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_LSB 0u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_WIDTH 22u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_READ_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_WRITE_ACCESS 1u
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_RESET 0x000000ul
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_FIELD_MASK 0x003ffffful
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_GET(x) ((x) & 0x003ffffful)
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_SET(x) ((x) & 0x003ffffful)
#define PSHIRE_USR1_PSLV_W_MISC_INFO_AW_MISC_INFO_MODIFY(r, x) \
   (((x) & 0x003ffffful) | ((r) & 0xffc00000ul))

/* Register type: pshire_usr1::mstr_misc_info                              */
/* Register template: pshire_usr1::mstr_misc_info                          */
/* Source filename: pshire_esr.csr, line: 300                              */
/* Field member: pshire_usr1::mstr_misc_info.r_tlp_ln                      */
/* Source filename: pshire_esr.csr, line: 306                              */
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_MSB 3u
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_LSB 2u
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_WIDTH 2u
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_READ_ACCESS 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_WRITE_ACCESS 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_RESET 0x0u
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_FIELD_MASK 0x0000000cul
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_GET(x) \
   (((x) & 0x0000000cul) >> 2)
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_SET(x) \
   (((x) << 2) & 0x0000000cul)
#define PSHIRE_USR1_MSTR_MISC_INFO_R_TLP_LN_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000cul) | ((r) & 0xfffffff3ul))
/* Field member: pshire_usr1::mstr_misc_info.b_tlp_ln                      */
/* Source filename: pshire_esr.csr, line: 302                              */
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_MSB 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_LSB 0u
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_WIDTH 2u
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_READ_ACCESS 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_WRITE_ACCESS 1u
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_RESET 0x0u
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_FIELD_MASK 0x00000003ul
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_GET(x) ((x) & 0x00000003ul)
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_SET(x) ((x) & 0x00000003ul)
#define PSHIRE_USR1_MSTR_MISC_INFO_B_TLP_LN_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: pshire_usr1::intx_en                                     */
/* Register template: pshire_usr1::intx_en                                 */
/* Source filename: pshire_esr.csr, line: 311                              */
/* Field member: pshire_usr1::intx_en.pcie_sys_int                         */
/* Source filename: pshire_esr.csr, line: 313                              */
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_MSB 0u
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_LSB 0u
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_WIDTH 1u
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_READ_ACCESS 1u
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_WRITE_ACCESS 1u
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_RESET 0x0u
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_FIELD_MASK 0x00000001ul
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_GET(x) ((x) & 0x00000001ul)
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_SET(x) ((x) & 0x00000001ul)
#define PSHIRE_USR1_INTX_EN_PCIE_SYS_INT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pshire_usr1::msi_tx_vec                                  */
/* Register template: pshire_usr1::msi_tx_vec                              */
/* Source filename: pshire_esr.csr, line: 318                              */
/* Field member: pshire_usr1::msi_tx_vec.pcie_msi_int                      */
/* Source filename: pshire_esr.csr, line: 320                              */
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_MSB 31u
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_LSB 0u
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_WIDTH 32u
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_READ_ACCESS 1u
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_WRITE_ACCESS 1u
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_RESET 0x00000000ul
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_FIELD_MASK 0xfffffffful
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_GET(x) ((x) & 0xfffffffful)
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_SET(x) ((x) & 0xfffffffful)
#define PSHIRE_USR1_MSI_TX_VEC_PCIE_MSI_INT_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: pshire_usr1::app_xfer_pending                            */
/* Register template: pshire_usr1::app_xfer_pending                        */
/* Source filename: pshire_esr.csr, line: 325                              */
/* Field member: pshire_usr1::app_xfer_pending.pcie1_pend                  */
/* Source filename: pshire_esr.csr, line: 331                              */
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_MSB 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_LSB 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_WIDTH 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_READ_ACCESS 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_WRITE_ACCESS 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_RESET 0x1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_FIELD_MASK 0x00000002ul
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE1_PEND_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pshire_usr1::app_xfer_pending.pcie0_pend                  */
/* Source filename: pshire_esr.csr, line: 327                              */
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_MSB 0u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_LSB 0u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_WIDTH 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_READ_ACCESS 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_WRITE_ACCESS 1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_RESET 0x1u
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_FIELD_MASK 0x00000001ul
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_GET(x) ((x) & 0x00000001ul)
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_SET(x) ((x) & 0x00000001ul)
#define PSHIRE_USR1_APP_XFER_PENDING_PCIE0_PEND_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: pshire                                          */
/* Source filename: pshire_esr.csr, line: 222                              */
typedef struct {
   volatile uint32_t pshire_ctrl; /**< Offset 0x0 (R/W) */
   volatile uint32_t pshire_reset; /**< Offset 0x4 (R/W) */
   volatile uint32_t pshire_stat; /**< Offset 0x8 (R) */
   volatile uint32_t int_axi_low_addr; /**< Offset 0xc (R/W) */
   volatile uint32_t int_axi_hi_addr; /**< Offset 0x10 (R/W) */
   volatile uint32_t int_axi_low_data; /**< Offset 0x14 (R/W) */
   volatile uint32_t int_axi_hi_data; /**< Offset 0x18 (R/W) */
   volatile uint32_t int_axi_stat; /**< Offset 0x1c (R/W) */
   volatile uint32_t int_axi_en; /**< Offset 0x20 (R/W) */
   volatile uint32_t int_axi_set; /**< Offset 0x24 (W) */
   volatile uint32_t msi_rx_vec; /**< Offset 0x28 (R) */
   volatile uint32_t noc_int_stat; /**< Offset 0x2c (R) */
   uint8_t _pad0[0x3d0];
} Pshire, *PTR_Pshire;

/* Typedef for Addressmap: pshire_usr0                                     */
/* Source filename: pshire_esr.csr, line: 264                              */
typedef struct {
   volatile uint32_t dma_rd_xfer; /**< Offset 0x0 (W) */
   volatile uint32_t dma_wr_xfer; /**< Offset 0x4 (W) */
   volatile uint32_t dma_rd_done[0x4]; /**< Offset 0x8 (R) */
   volatile uint32_t dma_wr_done[0x4]; /**< Offset 0x18 (R) */
   uint8_t _pad0[0x3d8];
} Pshire_usr0, *PTR_Pshire_usr0;

/* Typedef for Addressmap: pshire_usr1                                     */
/* Source filename: pshire_esr.csr, line: 337                              */
typedef struct {
   volatile uint32_t pslv_r_misc_info[0x2]; /**< Offset 0x0 (R/W) */
   volatile uint32_t pslv_w_misc_info[0x2]; /**< Offset 0x8 (R/W) */
   volatile uint32_t mstr_misc_info; /**< Offset 0x10 (R/W) */
   volatile uint32_t intx_en; /**< Offset 0x14 (R/W) */
   volatile uint32_t msi_tx_vec; /**< Offset 0x18 (R/W) */
   volatile uint32_t app_xfer_pending; /**< Offset 0x1c (R/W) */
   uint8_t _pad0[0x3e0];
} Pshire_usr1, *PTR_Pshire_usr1;

#endif
