===== Simulator configuration =====
BLOCKSIZE:             64
L1_SIZE:               32768
L1_ASSOC:              2
L2_SIZE:               262144
L2_ASSOC:              4
REPLACEMENT POLICY:    LRU
INCLUSION PROPERTY:    exclusive
trace_file:            MCF.t
===== Simulation results (raw) =====
a. number of L1 reads:        1701892
b. number of L1 read misses:  450895
c. number of L1 writes:       298108
d. number of L1 write misses: 79174
e. L1 miss rate:              0.265034
f. number of L1 writebacks:   234353
g. number of L2 reads:        530069
h. number of L2 read misses:  420110
i. number of L2 writes:       529557
j. number of L2 write misses: 529557
k. L2 miss rate:              0.896228
l. number of L2 writebacks:   165816
m. total memory traffic:      1115483