[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sun Mar 12 15:51:21 2023
[*]
[dumpfile] "/home/cyril/workspace/riscv/mycpu/test_env/build/2023-03-12@23:49:21_0.vcd"
[dumpfile_mtime] "Sun Mar 12 15:49:22 2023"
[dumpfile_size] 192295
[savefile] "/home/cyril/workspace/riscv/mycpu/test_env/failed.gtkw"
[timestart] 159
[size] 2560 1369
[pos] -1 -1
*-1.000000 170 4786 494 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.top_tb.
[treeopen] TOP.top_tb.core_inst.
[treeopen] TOP.top_tb.core_inst.dec.
[treeopen] TOP.top_tb.core_inst.exe.
[treeopen] TOP.top_tb.core_inst.mem.
[treeopen] TOP.top_tb.core_inst.mem.lsu.
[treeopen] TOP.top_tb.core_inst.mem.lsu.ram.
[treeopen] TOP.top_tb.core_inst.wb.
[sst_width] 364
[signals_width] 468
[sst_expanded] 1
[sst_vpaned_height] 422
@800200
-ife
@28
TOP.top_tb.core_inst.ife.io_out_bits_instState_commit
@22
TOP.top_tb.core_inst.ife.io_out_bits_instState_inst[31:0]
TOP.top_tb.core_inst.ife.io_out_bits_instState_pc[31:0]
@1000200
-ife
@200
-
@800200
-dec
@28
TOP.top_tb.core_inst.dec.stageReg_instState_commit
@22
TOP.top_tb.core_inst.dec.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.dec.stageReg_instState_pc[31:0]
@200
-
@22
TOP.top_tb.core_inst.dec.io_regfile_rs2[4:0]
TOP.top_tb.core_inst.dec.io_regfile_rdata2[31:0]
@1000200
-dec
@200
-
@800200
-exe
@28
TOP.top_tb.core_inst.exe.stageReg_instState_commit
@22
TOP.top_tb.core_inst.exe.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.exe.stageReg_instState_pc[31:0]
@200
-
@22
TOP.top_tb.core_inst.exe.io_out_memory_bits_aluOut[31:0]
TOP.top_tb.core_inst.exe.stageReg_data2[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_hazard_in_aluSrc1[1:0]
TOP.top_tb.core_inst.exe.io_hazard_in_aluSrc2[1:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_in_bits_aluIn1IsReg
@22
TOP.top_tb.core_inst.exe.io_in_bits_aluIn1[31:0]
@28
TOP.top_tb.core_inst.exe.io_in_bits_aluIn2IsReg
@22
TOP.top_tb.core_inst.exe.io_in_bits_aluIn2[31:0]
@200
-
@1000200
-exe
@200
-
@800200
-mem
@28
TOP.top_tb.core_inst.mem.stageReg_instState_commit
@22
TOP.top_tb.core_inst.mem.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.mem.stageReg_instState_pc[31:0]
@200
-
@22
TOP.top_tb.core_inst.mem.io_hazard_rd[4:0]
TOP.top_tb.core_inst.mem.io_hazard_rdVal[31:0]
@200
-
@28
TOP.top_tb.core_inst.mem.lsu.en
@29
TOP.top_tb.core_inst.mem.lsu.signed_
@22
TOP.top_tb.core_inst.mem.lsu.io_addr[31:0]
TOP.top_tb.core_inst.mem.lsu.ram_rdata[31:0]
TOP.top_tb.core_inst.mem.lsu.ram_raddr[31:0]
TOP.top_tb.core_inst.mem.lsu.ram_waddr[31:0]
@c00022
TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
@28
(0)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(1)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(2)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(3)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(4)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(5)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(6)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(7)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(8)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(9)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(10)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(11)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(12)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(13)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(14)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(15)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(16)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(17)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(18)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(19)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(20)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(21)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(22)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(23)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(24)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(25)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(26)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(27)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(28)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(29)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(30)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
(31)TOP.top_tb.core_inst.mem.lsu.ram_wdata[31:0]
@1401200
-group_end
@28
TOP.top_tb.core_inst.mem.lsu.ram_wmask[3:0]
TOP.top_tb.core_inst.mem.lsu.ram_wen
@200
-
@22
TOP.top_tb.core_inst.mem.lsu.ram.raddr[31:0]
TOP.top_tb.core_inst.mem.lsu.ram.rdata[31:0]
TOP.top_tb.core_inst.mem.io_ramData[31:0]
@28
TOP.top_tb.core_inst.mem.lsu.width[1:0]
TOP.top_tb.core_inst.mem.lsu.blockIdx[1:0]
@1000200
-mem
@200
-
@800200
-wb
@28
TOP.top_tb.core_inst.wb.stageReg_instState_commit
@22
TOP.top_tb.core_inst.wb.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.wb.stageReg_instState_pc[31:0]
@200
-
@28
TOP.top_tb.core_inst.wb.stageReg_regWrEn
@22
TOP.top_tb.core_inst.wb.io_regfile_regWrData[31:0]
TOP.top_tb.core_inst.wb.io_regfile_rd[4:0]
@28
TOP.top_tb.core_inst.wb.io_regfile_regWrEn
@1000200
-wb
@200
-
@800200
-core
@28
TOP.top_tb.core_inst.io_out_state_instState_commit
@22
TOP.top_tb.core_inst.io_out_state_instState_inst[31:0]
TOP.top_tb.core_inst.io_out_state_instState_pc[31:0]
@1000200
-core
[pattern_trace] 1
[pattern_trace] 0
