<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../kenel_tutorial_cmodel.cpp:47:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4096 has been inferred" OldID="load-store-loop2.load.3," ID="axi00_ptr0seq" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../kenel_tutorial_cmodel.cpp:47:5" LoopName="anonymous" ParentFunc="kenel_tutorial" Length="4096" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../kenel_tutorial_cmodel.cpp:55:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" OldID="load-store-loop.store.5," ID="axi00_ptr0seq7" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../kenel_tutorial_cmodel.cpp:55:5" LoopName="anonymous" ParentFunc="kenel_tutorial" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../kenel_tutorial_cmodel.cpp:55:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi00_ptr0seq7," ID="wseq" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../kenel_tutorial_cmodel.cpp:55:5" LoopName="anonymous" ParentFunc="kenel_tutorial" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../kenel_tutorial_cmodel.cpp:47:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi00_ptr0seq," ID="wseq8" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../kenel_tutorial_cmodel.cpp:47:5" LoopName="anonymous" ParentFunc="kenel_tutorial" Length="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../kenel_tutorial_cmodel.cpp:47:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m00_axi" Length="256" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../kenel_tutorial_cmodel.cpp:55:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m00_axi" Length="256" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

