// Seed: 4236822422
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_7 = 0;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    output uwire id_7,
    input tri0 id_8,
    input wand id_9
);
  tri id_11 = 1;
  xor primCall (id_7, id_2, id_8, id_1, id_0, id_11, id_3, id_4, id_6);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd45,
    parameter id_2  = 32'd84,
    parameter id_8  = 32'd44
) (
    output tri0 id_0,
    output tri id_1,
    input supply1 _id_2
    , id_5#(
        .id_6  (1),
        .id_7  (-1),
        ._id_8 (1),
        .id_9  (1 ? 1 : 1),
        ._id_10(1),
        .id_11 (-1 + 1)
    ),
    input tri0 id_3
);
  logic id_12;
  logic [1  ?  1 : {  id_8  {  id_2  }  } : 'b0] id_13 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_6
  );
  always @(1) id_11 <= 1;
  wire [id_8 : 1 'h0] id_14;
  wire [1 'b0 : 1] id_15;
endmodule
