
*** Running vivado
    with args -log starter_kit_demo_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source starter_kit_demo_design_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
200 Beta devices matching pattern found, 24 enabled.
source starter_kit_demo_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 553.426 ; gain = 328.723
Command: synth_design -top starter_kit_demo_design_wrapper -part xczu3eg-sfva625-1-i-es1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg-es1'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg-es1'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 632.121 ; gain = 422.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_wrapper' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:819]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_axi_gpio_0_1' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_axi_gpio_0_1' (1#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_axi_gpio_1_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_axi_gpio_1_0' (2#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_axi_gpio_2_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_axi_gpio_2_0' (3#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_ps8_0_axi_periph_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1152]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_R369OH' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_R369OH' (4#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_O885F6' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_O885F6' (5#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_3EKRXJ' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_3EKRXJ' (6#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:276]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BBD0HO' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:408]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_auto_ds_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_auto_ds_0' (7#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_auto_pc_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_auto_pc_0' (8#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_BBD0HO' (9#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:408]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_xbar_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_xbar_0' (10#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'starter_kit_demo_design_xbar_0' requires 40 connections, but only 38 given [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1795]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_ps8_0_axi_periph_0' (11#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1152]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_rst_ps8_0_100M_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_rst_ps8_0_100M_0' (12#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'starter_kit_demo_design_rst_ps8_0_100M_0' requires 10 connections, but only 7 given [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1088]
INFO: [Synth 8-638] synthesizing module 'starter_kit_demo_design_zynq_ultra_ps_e_0_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_zynq_ultra_ps_e_0_0' (13#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/realtime/starter_kit_demo_design_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'starter_kit_demo_design_zynq_ultra_ps_e_0_0' requires 78 connections, but only 53 given [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1096]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design' (14#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:819]
INFO: [Synth 8-256] done synthesizing module 'starter_kit_demo_design_wrapper' (15#1) [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_BBD0HO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_BBD0HO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_3EKRXJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_3EKRXJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_3EKRXJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_3EKRXJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_O885F6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_O885F6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_O885F6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_O885F6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_R369OH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_R369OH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_R369OH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_R369OH has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 669.531 ; gain = 459.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 669.531 ; gain = 459.457
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_auto_ds_0' instantiated as 'starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:682]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_auto_pc_0' instantiated as 'starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:759]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_axi_gpio_0_1' instantiated as 'starter_kit_demo_design_i/axi_gpio_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:926]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_axi_gpio_1_0' instantiated as 'starter_kit_demo_design_i/axi_gpio_1' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:947]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_axi_gpio_2_0' instantiated as 'starter_kit_demo_design_i/axi_gpio_2' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:968]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_rst_ps8_0_100M_0' instantiated as 'starter_kit_demo_design_i/rst_ps8_0_100M' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1088]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_xbar_0' instantiated as 'starter_kit_demo_design_i/ps8_0_axi_periph/xbar' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1795]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'starter_kit_demo_design_zynq_ultra_ps_e_0_0' instantiated as 'starter_kit_demo_design_i/zynq_ultra_ps_e_0' [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/hdl/starter_kit_demo_design.v:1096]
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i-es1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp/starter_kit_demo_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'starter_kit_demo_design_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp/starter_kit_demo_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'starter_kit_demo_design_i/zynq_ultra_ps_e_0'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_2/starter_kit_demo_design_axi_gpio_0_1_in_context.xdc] for cell 'starter_kit_demo_design_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_2/starter_kit_demo_design_axi_gpio_0_1_in_context.xdc] for cell 'starter_kit_demo_design_i/axi_gpio_0'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_3/starter_kit_demo_design_rst_ps8_0_100M_0_in_context.xdc] for cell 'starter_kit_demo_design_i/rst_ps8_0_100M'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_3/starter_kit_demo_design_rst_ps8_0_100M_0_in_context.xdc] for cell 'starter_kit_demo_design_i/rst_ps8_0_100M'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_4/starter_kit_demo_design_axi_gpio_1_0_in_context.xdc] for cell 'starter_kit_demo_design_i/axi_gpio_1'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_4/starter_kit_demo_design_axi_gpio_1_0_in_context.xdc] for cell 'starter_kit_demo_design_i/axi_gpio_1'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_5/starter_kit_demo_design_xbar_0_in_context.xdc] for cell 'starter_kit_demo_design_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_5/starter_kit_demo_design_xbar_0_in_context.xdc] for cell 'starter_kit_demo_design_i/ps8_0_axi_periph/xbar'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_6/starter_kit_demo_design_axi_gpio_2_0_in_context.xdc] for cell 'starter_kit_demo_design_i/axi_gpio_2'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_6/starter_kit_demo_design_axi_gpio_2_0_in_context.xdc] for cell 'starter_kit_demo_design_i/axi_gpio_2'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_7/starter_kit_demo_design_auto_ds_0_in_context.xdc] for cell 'starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_7/starter_kit_demo_design_auto_ds_0_in_context.xdc] for cell 'starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_8/starter_kit_demo_design_auto_pc_0_in_context.xdc] for cell 'starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/.Xil/Vivado-13680-calypso-win/dcp_8/starter_kit_demo_design_auto_pc_0_in_context.xdc] for cell 'starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1238.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1238.027 ; gain = 1027.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfva625-1-i-es1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1238.027 ; gain = 1027.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for starter_kit_demo_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1238.027 ; gain = 1027.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1238.027 ; gain = 1027.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design starter_kit_demo_design_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design starter_kit_demo_design_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design starter_kit_demo_design_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design starter_kit_demo_design_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design starter_kit_demo_design_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design starter_kit_demo_design_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1238.027 ; gain = 1027.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'starter_kit_demo_design_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'starter_kit_demo_design_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1837.020 ; gain = 1626.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1837.043 ; gain = 1626.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |starter_kit_demo_design_axi_gpio_0_1        |         1|
|2     |starter_kit_demo_design_axi_gpio_1_0        |         1|
|3     |starter_kit_demo_design_axi_gpio_2_0        |         1|
|4     |starter_kit_demo_design_xbar_0              |         1|
|5     |starter_kit_demo_design_auto_ds_0           |         1|
|6     |starter_kit_demo_design_auto_pc_0           |         1|
|7     |starter_kit_demo_design_rst_ps8_0_100M_0    |         1|
|8     |starter_kit_demo_design_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |starter_kit_demo_design_auto_ds_0           |     1|
|2     |starter_kit_demo_design_auto_pc_0           |     1|
|3     |starter_kit_demo_design_axi_gpio_0_1        |     1|
|4     |starter_kit_demo_design_axi_gpio_1_0        |     1|
|5     |starter_kit_demo_design_axi_gpio_2_0        |     1|
|6     |starter_kit_demo_design_rst_ps8_0_100M_0    |     1|
|7     |starter_kit_demo_design_xbar_0              |     1|
|8     |starter_kit_demo_design_zynq_ultra_ps_e_0_0 |     1|
|9     |IBUF                                        |    11|
|10    |OBUF                                        |     8|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------------------------+------+
|      |Instance                    |Module                                     |Cells |
+------+----------------------------+-------------------------------------------+------+
|1     |top                         |                                           |  1383|
|2     |  starter_kit_demo_design_i |starter_kit_demo_design                    |  1364|
|3     |    ps8_0_axi_periph        |starter_kit_demo_design_ps8_0_axi_periph_0 |   877|
|4     |      s00_couplers          |s00_couplers_imp_BBD0HO                    |   455|
+------+----------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1847.746 ; gain = 721.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1847.746 ; gain = 1637.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1870.547 ; gain = 1317.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/synth_1/starter_kit_demo_design_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1870.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 17:16:27 2017...
