0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sim_1/new/Rx_DP_sim.sv,1733922729,systemVerilog,,,,Rx_DP_sim,,,,,,,,
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/imports/new/Register1.sv,1733920141,systemVerilog,,/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Rx_DP.sv,,Register,,,,,,,,
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Comparetor.sv,1733918924,systemVerilog,,/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Counter.sv,,Comparetor,,,,,,,,
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Counter.sv,1733918582,systemVerilog,,/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Dmux.sv,,Counter,,,,,,,,
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Dmux.sv,1733921615,systemVerilog,,/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/imports/new/Register1.sv,,Dmux,,,,,,,,
/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sources_1/new/Rx_DP.sv,1733922893,systemVerilog,,/home/it/chipxprt/DSD_pro/Rx_Dp/Rx_Dp.srcs/sim_1/new/Rx_DP_sim.sv,,Rx_DP,,,,,,,,
