// Seed: 1694373707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 & 1 == id_3 ? id_2 != 1 : id_2;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_3, id_6, id_6, id_2
  );
endmodule
