{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669391029436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669391029437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 16:43:49 2022 " "Processing started: Fri Nov 25 16:43:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669391029437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669391029437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lights -c lights " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669391029437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669391030687 ""}
{ "Info" "IQNETO_GENERATED_HSPICE_FILES" "43 " "Generated 43 HSPICE Output files for board level analysis" { { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v16_ledr_0__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v16_ledr_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w16_ledr_1__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w16_ledr_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v17_ledr_2__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v17_ledr_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v18_ledr_3__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v18_ledr_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w17_ledr_4__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w17_ledr_4__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w19_ledr_5__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w19_ledr_5__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_y19_ledr_6__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_y19_ledr_6__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w20_ledr_7__out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w20_ledr_7__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af14_clock_50_in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af14_clock_50_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab12_sw_0__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab12_sw_0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac12_sw_1__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac12_sw_1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af9_sw_2__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af9_sw_2__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af10_sw_3__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af10_sw_3__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad11_sw_4__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad11_sw_4__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad12_sw_5__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad12_sw_5__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ae11_sw_6__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ae11_sw_6__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac9_sw_7__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac9_sw_7__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_aa14_key_0__in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_aa14_key_0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v9_altera_reserved_tms_in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v9_altera_reserved_tms_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac5_altera_reserved_tck_in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac5_altera_reserved_tck_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_u8_altera_reserved_tdi_in.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_u8_altera_reserved_tdi_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab9_altera_reserved_tdo_out.sp " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab9_altera_reserved_tdo_out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/slew_rate_control.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/slew_rate_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_load.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_load.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrt_calibrated.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrt_calibrated.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/output_delay_control.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/output_delay_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_vod_select.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_vod_select.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_preemphasis_select.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_preemphasis_select.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/drive_select_io.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/drive_select_io.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ss.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ss.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrs_calibrated.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrs_calibrated.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_rd.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_rd.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_load.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrs.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrs.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_input_load.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_input_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output_load.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/package.lib " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/package.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_load.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_tt.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_tt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrt.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "/home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ff.inc " "Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ff.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1669391034960 ""}  } {  } 0 199053 "Generated %1!d! HSPICE Output files for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1669391034960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669391035059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 16:43:55 2022 " "Processing ended: Fri Nov 25 16:43:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669391035059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669391035059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669391035059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669391035059 ""}
