{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718198170742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718198170743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 10:16:10 2024 " "Processing started: Wed Jun 12 10:16:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718198170743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198170743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cobrinha -c cobrinha " "Command: quartus_map --read_settings_files=on --write_settings_files=off cobrinha -c cobrinha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198170743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718198170902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718198170902 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_bb.v " "Can't analyze file -- file ram_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718198175192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2display " "Found entity 1: bcd2display" {  } { { "bcd2display.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/bcd2display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175196 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "bin2display.v(70) " "Verilog HDL Event Control warning at bin2display.v(70): event expression contains \"\|\" or \"\|\|\"" {  } { { "bin2display.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/bin2display.v" 70 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2display.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2display " "Found entity 1: bin2display" {  } { { "bin2display.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/bin2display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cobra.v 1 1 " "Found 1 design units, including 1 entities, in source file cobra.v" { { "Info" "ISGN_ENTITY_NAME" "1 cobra " "Found entity 1: cobra" {  } { { "cobra.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/cobra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175198 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 fruta.v(12) " "Verilog HDL Expression warning at fruta.v(12): truncated literal to match 32 bits" {  } { { "fruta.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/fruta.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718198175199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruta.v 1 1 " "Found 1 design units, including 1 entities, in source file fruta.v" { { "Info" "ISGN_ENTITY_NAME" "1 fruta " "Found entity 1: fruta" {  } { { "fruta.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/fruta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapa " "Found entity 1: mapa" {  } { { "mapa.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstaculo.v 1 1 " "Found 1 design units, including 1 entities, in source file obstaculo.v" { { "Info" "ISGN_ENTITY_NAME" "1 obstaculo " "Found entity 1: obstaculo" {  } { { "obstaculo.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/obstaculo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET update.v(6) " "Verilog HDL Declaration information at update.v(6): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718198175205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update.v 1 1 " "Found 1 design units, including 1 entities, in source file update.v" { { "Info" "ISGN_ENTITY_NAME" "1 update " "Found entity 1: update" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718198175206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_active main.v(92) " "Verilog HDL Implicit Net warning at main.v(92): created implicit net for \"vga_active\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_R main.v(112) " "Verilog HDL Implicit Net warning at main.v(112): created implicit net for \"mapa_R\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_G main.v(113) " "Verilog HDL Implicit Net warning at main.v(113): created implicit net for \"mapa_G\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_B main.v(114) " "Verilog HDL Implicit Net warning at main.v(114): created implicit net for \"mapa_B\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_read main.v(115) " "Verilog HDL Implicit Net warning at main.v(115): created implicit net for \"mapa_read\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "obstaculo_wx main.v(169) " "Verilog HDL Implicit Net warning at main.v(169): created implicit net for \"obstaculo_wx\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "obstaculo_wy main.v(170) " "Verilog HDL Implicit Net warning at main.v(170): created implicit net for \"obstaculo_wy\"" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718198175206 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fruta fruta.v(12) " "Verilog HDL Parameter Declaration warning at fruta.v(12): Parameter Declaration in module \"fruta\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fruta.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/fruta.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(41) " "Verilog HDL Parameter Declaration warning at update.v(41): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(42) " "Verilog HDL Parameter Declaration warning at update.v(42): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(43) " "Verilog HDL Parameter Declaration warning at update.v(43): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(44) " "Verilog HDL Parameter Declaration warning at update.v(44): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(45) " "Verilog HDL Parameter Declaration warning at update.v(45): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(46) " "Verilog HDL Parameter Declaration warning at update.v(46): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "update update.v(47) " "Verilog HDL Parameter Declaration warning at update.v(47): Parameter Declaration in module \"update\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "corpo_counter update.v(102) " "Verilog HDL error at update.v(102): object \"corpo_counter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "update.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 102 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1718198175207 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(185) " "Verilog HDL Instantiation warning at main.v(185): instance has no name" {  } { { "main.v" "" { Text "/home/ec2022/ra260660/Documents/MC613/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718198175208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1140 " "Peak virtual memory: 1140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718198175244 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 10:16:15 2024 " "Processing ended: Wed Jun 12 10:16:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718198175244 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718198175244 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718198175244 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175244 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718198175320 ""}
