rom5.v,verilog,xil_defaultlib,../../../../lab7.srcs/sources_1/ip/rom5/sim/rom5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
