Timing Violation Report Min Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Mon Nov 25 16:50:41 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w1_r[11]:D
  Delay (ns):              0.187
  Slack (ns):              0.052
  Arrival (ns):            3.783
  Required (ns):           3.731

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[20]:D
  Delay (ns):              0.187
  Slack (ns):              0.054
  Arrival (ns):            3.776
  Required (ns):           3.722

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/araddr_r1[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[22]:D
  Delay (ns):              0.166
  Slack (ns):              0.060
  Arrival (ns):            3.774
  Required (ns):           3.714

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/araddr_r1[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[21]:D
  Delay (ns):              0.167
  Slack (ns):              0.061
  Arrival (ns):            3.775
  Required (ns):           3.714

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[16]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.746
  Required (ns):           3.683

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_0_[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.769
  Required (ns):           3.705

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[125]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.759
  Required (ns):           3.695

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_87/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_87/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.721
  Required (ns):           3.657

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.724
  Required (ns):           3.660

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_rd_valid_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_rd_valid:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.710
  Required (ns):           3.646

Path 11
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            2.809
  Required (ns):           2.745

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][14]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/enables_0_14:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            1.893
  Required (ns):           1.829

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_rs2[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/a_data_Z[13]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            1.876
  Required (ns):           1.812

Path 14
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.745
  Required (ns):           3.680

Path 15
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.737
  Required (ns):           3.672

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[8]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.755
  Required (ns):           3.690

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.754
  Required (ns):           3.689

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[2]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.744
  Required (ns):           3.679

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][21]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.744
  Required (ns):           3.679

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_44/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_44/s1:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.723
  Required (ns):           3.658

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_99/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.718
  Required (ns):           3.653

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[116]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.720
  Required (ns):           3.655

Path 23
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.763
  Required (ns):           3.696

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[119]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.764
  Required (ns):           3.697

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][71]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.724
  Required (ns):           3.657

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_97/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.721
  Required (ns):           3.654

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.721
  Required (ns):           3.654

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[67]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[67]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state[22]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state[19]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.744
  Required (ns):           3.676

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[21]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.751
  Required (ns):           3.683

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.724
  Required (ns):           3.656

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_13_0:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            2.819
  Required (ns):           2.751

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_28:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_27:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            2.819
  Required (ns):           2.751

Path 34
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[58]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[48]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.877
  Required (ns):           1.808

Path 35
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.720
  Required (ns):           3.651

Path 36
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.749
  Required (ns):           3.680

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.729
  Required (ns):           3.660

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[8]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.723
  Required (ns):           3.654

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[57]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[57]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663

Path 40
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.753
  Required (ns):           3.683

Path 41
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.750
  Required (ns):           3.680

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[18].data_shifter[18][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.761
  Required (ns):           3.691

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.745
  Required (ns):           3.675

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][12]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_129/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.718
  Required (ns):           3.648

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[35]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.733
  Required (ns):           3.663

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[49]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[49]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.746
  Required (ns):           3.676

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[77]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[77]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.727
  Required (ns):           3.657

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[14]:D
  Delay (ns):              0.183
  Slack (ns):              0.070
  Arrival (ns):            3.798
  Required (ns):           3.728

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_7:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_6:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            2.806
  Required (ns):           2.736

Path 52
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/latAWSIZE[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.878
  Required (ns):           1.807

Path 53
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAADDR[17]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/holdDat[48]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.877
  Required (ns):           1.806

Path 54
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.729
  Required (ns):           3.658

Path 55
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.748
  Required (ns):           3.677

Path 56
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.742
  Required (ns):           3.671

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[23].data_shifter[23][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[22].data_shifter[22][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.762
  Required (ns):           3.691

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.766
  Required (ns):           3.695

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.766
  Required (ns):           3.695

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[4]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.750
  Required (ns):           3.679

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[19]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.754
  Required (ns):           3.683

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_85/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_85/s1:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.724
  Required (ns):           3.653

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[68]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[68]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.743
  Required (ns):           3.672

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[13]:D
  Delay (ns):              0.184
  Slack (ns):              0.071
  Arrival (ns):            3.799
  Required (ns):           3.728

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.913
  Required (ns):           1.842

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            2.819
  Required (ns):           2.748

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            2.818
  Required (ns):           2.747

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_rs2[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/a_data_Z[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.889
  Required (ns):           1.818

Path 69
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.720
  Required (ns):           3.648

Path 70
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.745
  Required (ns):           3.673

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.763
  Required (ns):           3.691

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[101]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[101]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.728
  Required (ns):           3.656

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[35]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[41]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[12]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.763
  Required (ns):           3.691

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_reset_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_reset_n_r2:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.753
  Required (ns):           3.681

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][52]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.729
  Required (ns):           3.657

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[24]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.738
  Required (ns):           3.666

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[56]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[56]:D
  Delay (ns):              0.136
  Slack (ns):              0.072
  Arrival (ns):            3.733
  Required (ns):           3.661

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[55]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.729
  Required (ns):           3.657

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_23:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_22:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            2.819
  Required (ns):           2.747

Path 83
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[4]:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            1.865
  Required (ns):           1.793

Path 84
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            1.883
  Required (ns):           1.810

Path 85
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.744
  Required (ns):           3.671

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/dfi_rddata_valid:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid:D
  Delay (ns):              0.137
  Slack (ns):              0.073
  Arrival (ns):            3.746
  Required (ns):           3.673

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.769
  Required (ns):           3.696

Path 88
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.753
  Required (ns):           3.680

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.770
  Required (ns):           3.697

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.761
  Required (ns):           3.688

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[20].data_shifter[20][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.764
  Required (ns):           3.691

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[21].data_shifter[21][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[20].data_shifter[20][1]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.763
  Required (ns):           3.690

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.756
  Required (ns):           3.683

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rf_req_d:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rf_req_d2:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.770
  Required (ns):           3.697

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.740
  Required (ns):           3.667

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.751
  Required (ns):           3.678

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.751
  Required (ns):           3.678

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][96]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.754
  Required (ns):           3.681

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_126/s0:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.712
  Required (ns):           3.639

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[33]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.736
  Required (ns):           3.663

