#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 11 15:51:26 2025
# Process ID: 38867
# Current directory: /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_ctrl_0_0_synth_1
# Command line: vivado -log design_1_nn_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nn_ctrl_0_0.tcl
# Log file: /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_ctrl_0_0_synth_1/design_1_nn_ctrl_0_0.vds
# Journal file: /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_ctrl_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_nn_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/hls/AI_HLS/nn_inference'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_nn_ctrl_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_nn_ctrl_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39021
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.453 ; gain = 0.000 ; free physical = 171 ; free virtual = 2144
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_nn_ctrl_0_0' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/synth/design_1_nn_ctrl_0_0.vhd:73]
INFO: [Synth 8-3491] module 'nn_ctrl' declared at '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:27' bound to instance 'U0' of component 'nn_ctrl' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/synth/design_1_nn_ctrl_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'nn_ctrl' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:46]
WARNING: [Synth 8-614] signal 'ap_ready' is read in the process but is not in the sensitivity list [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:61]
WARNING: [Synth 8-614] signal 'ap_idle' is read in the process but is not in the sensitivity list [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:61]
WARNING: [Synth 8-614] signal 'rstb_busy' is read in the process but is not in the sensitivity list [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'nn_ctrl' (1#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_nn_ctrl_0_0' (2#1) [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/synth/design_1_nn_ctrl_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2291.453 ; gain = 0.000 ; free physical = 221 ; free virtual = 458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.453 ; gain = 0.000 ; free physical = 1067 ; free virtual = 1443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.453 ; gain = 0.000 ; free physical = 1067 ; free virtual = 1443
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.453 ; gain = 0.000 ; free physical = 1039 ; free virtual = 1431
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.066 ; gain = 0.000 ; free physical = 2948 ; free virtual = 3520
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2410.066 ; gain = 0.000 ; free physical = 2942 ; free virtual = 3519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 3064 ; free virtual = 3671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 3072 ; free virtual = 3680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 3074 ; free virtual = 3683
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'start_signal_reg' [/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/nn_ctrl.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 3055 ; free virtual = 3675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2975 ; free virtual = 3614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2581 ; free virtual = 3234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2581 ; free virtual = 3234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2571 ; free virtual = 3224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2392 ; free virtual = 3108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2391 ; free virtual = 3108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2390 ; free virtual = 3109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2390 ; free virtual = 3109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2390 ; free virtual = 3109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2390 ; free virtual = 3109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     2|
|3     |LUT2   |    49|
|4     |LUT3   |     3|
|5     |LUT4   |     5|
|6     |LUT5   |    15|
|7     |LUT6   |    14|
|8     |FDRE   |    32|
|9     |LD     |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2390 ; free virtual = 3109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2410.066 ; gain = 0.000 ; free physical = 2397 ; free virtual = 3131
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2410.066 ; gain = 118.613 ; free physical = 2396 ; free virtual = 3130
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.066 ; gain = 0.000 ; free physical = 2337 ; free virtual = 3092
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.012 ; gain = 0.000 ; free physical = 2727 ; free virtual = 3509
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2426.012 ; gain = 134.789 ; free physical = 2875 ; free virtual = 3657
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_ctrl_0_0_synth_1/design_1_nn_ctrl_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vhdl/AI_trial/AI_trial.runs/design_1_nn_ctrl_0_0_synth_1/design_1_nn_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_nn_ctrl_0_0_utilization_synth.rpt -pb design_1_nn_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 15:52:06 2025...
