#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  3 14:25:19 2020
# Process ID: 3506157
# Current directory: /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1
# Command line: vivado -log example_led_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source example_led_wrapper.tcl -notrace
# Log file: /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper.vdi
# Journal file: /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source example_led_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.609 ; gain = 168.797 ; free physical = 1982 ; free virtual = 20126
Command: link_design -top example_led_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1.dcp' for cell 'example_led_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_ila_0_0/example_led_ila_0_0.dcp' for cell 'example_led_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_processing_system7_0_0/example_led_processing_system7_0_0.dcp' for cell 'example_led_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_sciv_example_system_0_0/example_led_sciv_example_system_0_0.dcp' for cell 'example_led_i/sciv_example_system_0'
INFO: [Project 1-454] Reading design checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_util_vector_logic_0_0/example_led_util_vector_logic_0_0.dcp' for cell 'example_led_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1836.945 ; gain = 0.000 ; free physical = 1702 ; free virtual = 19851
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. example_led_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'example_led_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: example_led_i/ila_0 UUID: a3a0fba2-a70f-50f8-8084-23738694a3bd 
Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_processing_system7_0_0/example_led_processing_system7_0_0.xdc] for cell 'example_led_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_processing_system7_0_0/example_led_processing_system7_0_0.xdc] for cell 'example_led_i/processing_system7_0/inst'
Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'example_led_i/ila_0/U0'
Finished Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'example_led_i/ila_0/U0'
Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'example_led_i/ila_0/U0'
Finished Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'example_led_i/ila_0/U0'
Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1_board.xdc] for cell 'example_led_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1_board.xdc] for cell 'example_led_i/clk_wiz_0/inst'
Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1.xdc] for cell 'example_led_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2520.121 ; gain = 537.820 ; free physical = 1193 ; free virtual = 19367
Finished Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_clk_wiz_0_1/example_led_clk_wiz_0_1.xdc] for cell 'example_led_i/clk_wiz_0/inst'
Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/boards/zturn/system.xdc]
Finished Parsing XDC File [/home/veeyceey/Documents/workspace/github/AUK-V/boards/zturn/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.176 ; gain = 0.000 ; free physical = 1192 ; free virtual = 19368
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances

18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2632.176 ; gain = 977.566 ; free physical = 1192 ; free virtual = 19368
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2632.176 ; gain = 0.000 ; free physical = 1186 ; free virtual = 19362

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1724d090c

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2632.176 ; gain = 0.000 ; free physical = 1184 ; free virtual = 19360

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3a651f28139fd9a0".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2749.848 ; gain = 0.000 ; free physical = 946 ; free virtual = 19186
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1da7031c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 946 ; free virtual = 19186

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 196e0172b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 943 ; free virtual = 19192
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Retarget, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1ae041efa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 943 ; free virtual = 19192
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14c314693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 943 ; free virtual = 19191
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 159 cells
INFO: [Opt 31-1021] In phase Sweep, 863 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 14c314693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 943 ; free virtual = 19191
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 14c314693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 943 ; free virtual = 19192
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14c314693

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 943 ; free virtual = 19192
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |              70  |                                             63  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |             159  |                                            863  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2749.848 ; gain = 0.000 ; free physical = 938 ; free virtual = 19190
Ending Logic Optimization Task | Checksum: 24a7f64ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.848 ; gain = 38.805 ; free physical = 938 ; free virtual = 19190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.898 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c311b149

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 918 ; free virtual = 19175
Ending Power Optimization Task | Checksum: 1c311b149

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.602 ; gain = 304.754 ; free physical = 923 ; free virtual = 19180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c311b149

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 923 ; free virtual = 19180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 923 ; free virtual = 19180
Ending Netlist Obfuscation Task | Checksum: 2a5df3836

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 923 ; free virtual = 19180
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3054.602 ; gain = 422.426 ; free physical = 924 ; free virtual = 19180
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 925 ; free virtual = 19174
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 919 ; free virtual = 19169
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_led_wrapper_drc_opted.rpt -pb example_led_wrapper_drc_opted.pb -rpx example_led_wrapper_drc_opted.rpx
Command: report_drc -file example_led_wrapper_drc_opted.rpt -pb example_led_wrapper_drc_opted.pb -rpx example_led_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 906 ; free virtual = 19161
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1be9ac7f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 906 ; free virtual = 19161
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 906 ; free virtual = 19161

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a533abf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 905 ; free virtual = 19161

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1289e627e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 885 ; free virtual = 19152

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1289e627e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 885 ; free virtual = 19152
Phase 1 Placer Initialization | Checksum: 1289e627e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 885 ; free virtual = 19152

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16a1fc07f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 868 ; free virtual = 19135

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 139 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 56 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 849 ; free virtual = 19122

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             56  |                    56  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 169f0df98

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 848 ; free virtual = 19122
Phase 2.2 Global Placement Core | Checksum: 1fd3f5680

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 847 ; free virtual = 19121
Phase 2 Global Placement | Checksum: 1fd3f5680

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 850 ; free virtual = 19123

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1510a68e1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 842 ; free virtual = 19124

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9a01e9dc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:14 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 840 ; free virtual = 19122

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 81d7e321

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 840 ; free virtual = 19123

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 495a2521

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 840 ; free virtual = 19123

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 5b243ae9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:17 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19116

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a0189604

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19116

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fc0af187

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19116
Phase 3 Detail Placement | Checksum: fc0af187

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19116

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 93ab64c5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net example_led_i/util_vector_logic_0/Res[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 93ab64c5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 839 ; free virtual = 19114
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.384. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d42418f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 842 ; free virtual = 19114
Phase 4.1 Post Commit Optimization | Checksum: d42418f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19114

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d42418f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 836 ; free virtual = 19108

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d42418f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 837 ; free virtual = 19109

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 837 ; free virtual = 19109
Phase 4.4 Final Placement Cleanup | Checksum: 1a43438ed

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 839 ; free virtual = 19111
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a43438ed

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19113
Ending Placer Task | Checksum: 13083d3a2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 841 ; free virtual = 19113
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 859 ; free virtual = 19131
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 859 ; free virtual = 19131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 840 ; free virtual = 19123
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file example_led_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 832 ; free virtual = 19121
INFO: [runtcl-4] Executing : report_utilization -file example_led_wrapper_utilization_placed.rpt -pb example_led_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_led_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 849 ; free virtual = 19130
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 817 ; free virtual = 19097
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 798 ; free virtual = 19089
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 457cda72 ConstDB: 0 ShapeSum: eb06f930 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11e3a8aba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 671 ; free virtual = 18964
Post Restoration Checksum: NetGraph: e2f3d4a8 NumContArr: 3b46b612 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11e3a8aba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 671 ; free virtual = 18964

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11e3a8aba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 640 ; free virtual = 18931

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11e3a8aba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 640 ; free virtual = 18931
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b283666f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 628 ; free virtual = 18919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.351 | TNS=0.000  | WHS=-0.161 | THS=-75.904|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19d102a86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 622 ; free virtual = 18917
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.351 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14a8ea800

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 622 ; free virtual = 18918
Phase 2 Router Initialization | Checksum: 1036220dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 622 ; free virtual = 18918

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5762
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5762
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22422430a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 620 ; free virtual = 18915

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 553
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.861 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dd5714a3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.861 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 217d77ad5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911
Phase 4 Rip-up And Reroute | Checksum: 217d77ad5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26a6d4031

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.011 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 24f4506c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24f4506c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911
Phase 5 Delay and Skew Optimization | Checksum: 24f4506c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 299dd8e3c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.011 | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4f5ed9d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911
Phase 6 Post Hold Fix | Checksum: 1f4f5ed9d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18911

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.880035 %
  Global Horizontal Routing Utilization  = 1.18408 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1af270ed2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 616 ; free virtual = 18910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af270ed2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 614 ; free virtual = 18908

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1af56db33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 616 ; free virtual = 18909

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.011 | TNS=0.000  | WHS=0.076  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1af56db33

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 617 ; free virtual = 18910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 655 ; free virtual = 18948

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 655 ; free virtual = 18948
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 655 ; free virtual = 18948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3054.602 ; gain = 0.000 ; free physical = 633 ; free virtual = 18939
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_led_wrapper_drc_routed.rpt -pb example_led_wrapper_drc_routed.pb -rpx example_led_wrapper_drc_routed.rpx
Command: report_drc -file example_led_wrapper_drc_routed.rpt -pb example_led_wrapper_drc_routed.pb -rpx example_led_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file example_led_wrapper_methodology_drc_routed.rpt -pb example_led_wrapper_methodology_drc_routed.pb -rpx example_led_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file example_led_wrapper_methodology_drc_routed.rpt -pb example_led_wrapper_methodology_drc_routed.pb -rpx example_led_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/impl_1/example_led_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file example_led_wrapper_power_routed.rpt -pb example_led_wrapper_power_summary_routed.pb -rpx example_led_wrapper_power_routed.rpx
Command: report_power -file example_led_wrapper_power_routed.rpt -pb example_led_wrapper_power_summary_routed.pb -rpx example_led_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file example_led_wrapper_route_status.rpt -pb example_led_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file example_led_wrapper_timing_summary_routed.rpt -pb example_led_wrapper_timing_summary_routed.pb -rpx example_led_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_led_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_led_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file example_led_wrapper_bus_skew_routed.rpt -pb example_led_wrapper_bus_skew_routed.pb -rpx example_led_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force example_led_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, example_led_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], example_led_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_led_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3338.887 ; gain = 218.887 ; free physical = 597 ; free virtual = 18922
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 14:28:38 2020...
