m255
K3
13
cModel Technology
Z0 dC:\School\ECE 4899 - Senior Design\Verilog Test Code\Misc\Errors\Double_Sensitive_Clock
vTwice_Assigned_Output
!s100 @Xm04YP9mHg24CmTE8iD`3
I<3gdi<2K3@3eZZCD`YW3J3
Z1 VLzkA0SXH8il;>Q5eP[NKT2
Z2 dC:\School\ECE 4899 - Senior Design\Verilog Test Code\Misc\Errors\Twice_Assigned_Output
w1358575778
Z3 8C:/School/ECE 4899 - Senior Design/Verilog Test Code/Misc/Errors/Twice_Assigned_Output/Twice_Assigned_Output.v
Z4 FC:/School/ECE 4899 - Senior Design/Verilog Test Code/Misc/Errors/Twice_Assigned_Output/Twice_Assigned_Output.v
L0 1
Z5 OP;L;10.0d;49
r1
!s85 0
31
!s108 1358575781.875000
!s107 C:/School/ECE 4899 - Senior Design/Verilog Test Code/Misc/Errors/Twice_Assigned_Output/Twice_Assigned_Output.v|
Z6 !s90 -reportprogress|300|-work|work|-nocovercells|C:/School/ECE 4899 - Senior Design/Verilog Test Code/Misc/Errors/Twice_Assigned_Output/Twice_Assigned_Output.v|
!s101 -O0
Z7 !s102 -nocovercells
Z8 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -O0
Z9 n@twice_@assigned_@output
