// Seed: 1660379351
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    inout uwire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    input tri1 id_11,
    input wand id_12,
    input uwire id_13,
    output tri0 id_14,
    output wor id_15,
    output tri1 id_16,
    input wand id_17,
    input supply1 id_18
);
  assign id_5 = 1;
  xnor (id_0, id_8, id_10, id_2, id_6, id_20, id_21, id_3, id_13, id_9, id_17, id_5, id_4, id_11);
  wire id_20;
  wire id_21;
  always @(*) id_1 <= 1;
  module_0(
      id_21, id_20, id_21, id_20, id_20, id_21, id_21, id_20
  );
endmodule
