{
    "project":"simulate_vivado",
    "installed tools": [
        "xilinx",
        "altera",
        "icarus"
    ],
    "flow_steps": {
	    "1" : "clean",

        "3" : "test_case",
        "4" : "elaborate",
        "5" : "simulation"
    },
    "flow" : {
	      "clean" :{
	          "executable" : "rm",
	          "arguments" : "-rf  vivado* xsim.dir xelab* xvlog* webtalk.log *.wdb"
	      },
	      "verilog" :{
	          "executable" : "xvhdl ",
              "arguments" : " --prj rtl_vivado.prj --log $simulation.vivado.xvlog.log"
	      },
        "test_case" : {
            "executable" : "xvhdl ",
            "arguments" : "  $simulation.vhd --work xil_defaultlib"
        },
	    "elaborate" : {
	        "executable": "xelab",
	        "arguments" : " -top xil_defaultlib.testbench -prj rtl_vivado.prj  -debug all -snapshot $simulation.snapshot --log $simulation.xelab.log"
	    },
        "simulation" : {
            "executable" : "xsim",
            "arguments" : " $simulation.snapshot -t simulation.tcl --log $simulation.vivado.log"
        }
    },
    "remove_files" : " vivado* xsim.dir xelab* xvlog* webtalk.log *.wdb"
}
