<!-- set: ai sw=1 ts=1 sta et -->
<pb_type name="PIO" xmlns:xi="http://www.w3.org/2001/XInclude">

 <!-- Local neighbourhood ############################################ -->
 <input  name="o_neigh_op_top" num_pins="8" equivalent="false"/>
 <input  name="o_neigh_op_tnr" num_pins="8" equivalent="false"/>
 <input  name="o_neigh_op_bnr" num_pins="8" equivalent="false"/>
 <input  name="o_neigh_op_bot" num_pins="8" equivalent="false"/>
 <input  name="o_neigh_op_bnl" num_pins="8" equivalent="false"/>
 <input  name="o_neigh_op_tnl" num_pins="8" equivalent="false"/>

 <input  name="i_neigh_op_top" num_pins="8" equivalent="false"/>
 <input  name="i_neigh_op_tnr" num_pins="8" equivalent="false"/>
 <input  name="i_neigh_op_bnr" num_pins="8" equivalent="false"/>
 <input  name="i_neigh_op_bot" num_pins="8" equivalent="false"/>
 <input  name="i_neigh_op_bnl" num_pins="8" equivalent="false"/>
 <input  name="i_neigh_op_tnl" num_pins="8" equivalent="false"/>

 <!-- Vertical spans ################################################# -->
 <!-- Span-4 Vertical -->
 <input  name="i_span4_vert_t" num_pins="16" equivalent="false"/>
 <output name="o_span4_vert_t" num_pins="16" equivalent="false"/>
 <input  name="i_span4_vert_b" num_pins="16" equivalent="false"/>
 <output name="o_span4_vert_b" num_pins="16" equivalent="false"/>

 <!-- Horizontal spans ############################################### -->
 <!-- Span-4 Horizontal -->
 <input  name="i_span4_horz"   num_pins="48" equivalent="false"/>
 <output name="o_span4_horz"   num_pins="48" equivalent="false"/>

 <!-- Span-12 Horizontal -->
 <input  name="i_span12_horz"  num_pins="24" equivalent="false"/>
 <output name="o_span12_horz"  num_pins="24" equivalent="false"/>

 <!-- Global wires ################################################### -->
 <input  name="i_glb_netwk" num_pins="8" equivalent="false"/>
 <output name="o_glb_netwk" num_pins="8" equivalent="false"/>

 <!-- <pb_type name="LOGIC" num_pb="8"> - See above -->



 <pb_type name="LOCAL" num_pb="1">
  <!-- ################################################################ -->
  <!-- # Local tracks onto logic                                      # -->
  <!-- ################################################################ -->
  <input  name="glb_netwk" num_pins="8" equivalent="false"/>

  <input  name="ilocal_g0" num_pins="8" equivalent="false"/>
  <output name="olocal_g0" num_pins="8" equivalent="false"/>

  <input  name="ilocal_g1" num_pins="8" equivalent="false"/>
  <output name="olocal_g1" num_pins="8" equivalent="false"/>


  <output name="lutff_out" num_pins="8" equivalent="false"/>

  <input  name="carry_in_mux" num_pins="1" equivalent="false"/>
  <output name="carry_out"    num_pins="1" equivalent="false"/>

  <clock  name="clk" num_pins="1" equivalent="false"/>
  <interconnect>
    <!-- TODO -->
  </interconnect>
  </pb_type>

   <clock name="OUTPUT_CLK" num_pins="1"/>
   <clock name="INPUT_CLK"  num_pins="1"/>
   <input name="CLOCK_ENABLE" num_pins="1" equivalent="false"/>

   <input name="LATCH_INPUT_VALUE" num_pins="2" equivalent="false"/>
   <output name="D_IN_1" num_pins="2" equivalent="false"/>
   <output name="D_IN_0" num_pins="2" equivalent="false"/>

   <input name="D_OUT_1" num_pins="2" equivalent="false"/>
   <input name="D_OUT_0" num_pins="2" equivalent="false"/>
   <input name="OUTPUT_ENABLE" num_pins="2" equivalent="false"/>

   <pb_type name="IO" num_pb="2">
    <clock name="OUTPUT_CLK" num_pins="1"/>
    <clock name="INPUT_CLK"  num_pins="1"/>
    <input name="CLOCK_ENABLE" num_pins="1" equivalent="false"/>

    <input name="LATCH_INPUT_VALUE" num_pins="1" equivalent="false"/>
    <output name="D_IN_1" num_pins="1" equivalent="false"/>
    <output name="D_IN_0" num_pins="1" equivalent="false"/>

    <input name="D_OUT_1" num_pins="1" equivalent="false"/>
    <input name="D_OUT_0" num_pins="1" equivalent="false"/>
    <input name="OUTPUT_ENABLE" num_pins="1" equivalent="false"/>

    <input  name="PAD_I"  num_pins="1" equivalent="false"/>
    <output name="PAD_O"  num_pins="1" equivalent="false"/>
    <output name="PAD_EN" num_pins="1" equivalent="false"/>

    <!-- FlipFlops -->
    <pb_type name="IN_FF" num_pb="2" class="flipflop" blif_model=".latch">
     <clock  name="clk" num_pins="1" port_class="clock" />
     <input  name="D"  num_pins="1" port_class="D" />
     <output name="Q"  num_pins="1" port_class="Q" />
     <T_setup value="2.448e-10" port="IN_FF.D" clock="clk"/>
     <T_clock_to_Q max="7.732e-11" port="IN_FF.Q" clock="clk"/>
    </pb_type>
    <pb_type name="OUT_FF" num_pb="2" class="flipflop" blif_model=".latch">
     <clock  name="clk" num_pins="1" port_class="clock" />
     <input  name="D"  num_pins="1" port_class="D" />
     <output name="Q"  num_pins="1" port_class="Q" />
     <T_setup value="2.448e-10" port="OUT_FF.D" clock="clk"/>
     <T_clock_to_Q max="7.732e-11" port="OUT_FF.Q" clock="clk"/>
    </pb_type>
    <pb_type name="OE_FF" num_pb="1" class="flipflop" blif_model=".latch">
     <clock  name="clk" num_pins="1" port_class="clock" />
     <input  name="D"  num_pins="1" port_class="D" />
     <output name="Q"  num_pins="1" port_class="Q" />
     <T_setup value="2.448e-10" port="OE_FF.D" clock="clk"/>
     <T_clock_to_Q max="7.732e-11" port="OE_FF.Q" clock="clk"/>
    </pb_type>

    <!-- MUX -->
    <pb_type name="INPUT_MUX" num_pb="1" blif_model=".subckt INPUT_MUX">
     <input  name="S"  num_pins="2" />
     <input  name="I"  num_pins="4" />
     <output name="O"  num_pins="1" />
     <delay_constant max="10e-12" in_port="INPUT_MUX.I" out_port="INPUT_MUX.O"/>
     <delay_constant max="10e-12" in_port="INPUT_MUX.S" out_port="INPUT_MUX.O"/>
    </pb_type>
    <pb_type name="OUTPUT_MUX" num_pb="1" blif_model=".subckt OUTPUT_MUX">
     <input  name="S"  num_pins="2" />
     <input  name="I"  num_pins="4" />
     <output name="O"  num_pins="1" />
     <delay_constant max="10e-12" in_port="OUTPUT_MUX.I[3:0]" out_port="OUTPUT_MUX.O"/>
     <delay_constant max="10e-12" in_port="OUTPUT_MUX.S[1:0]" out_port="OUTPUT_MUX.O"/>
    </pb_type>

    <pb_type name="CLK_IN_MUX" num_pb="1" blif_model=".subckt CLK_INPUT_MUX">
     <input  name="S"  num_pins="1" />
     <input  name="I"  num_pins="2" />
     <output name="O"  num_pins="1" />
     <delay_constant max="10e-12" in_port="CLK_IN_MUX.I[1:0]" out_port="CLK_IN_MUX.O"/>
     <delay_constant max="10e-12" in_port="CLK_IN_MUX.S"      out_port="CLK_IN_MUX.O"/>
    </pb_type>
    <pb_type name="CLK_OUT_MUX" num_pb="1" blif_model=".subckt CLK_OUTPUT_MUX">
     <input  name="S"  num_pins="1" />
     <input  name="I"  num_pins="2" />
     <output name="O"  num_pins="1" />
     <delay_constant max="10e-12" in_port="CLK_OUT_MUX.I[1:0]" out_port="CLK_OUT_MUX.O"/>
     <delay_constant max="10e-12" in_port="CLK_OUT_MUX.S"      out_port="CLK_OUT_MUX.O"/>
    </pb_type>

    <pb_type name="PAD" num_pb="1">
     <input  name="EN_N" num_pins="1" />
     <output name="I"    num_pins="1" />
     <input  name="O"    num_pins="1" />

     <mode name="inpad">
      <pb_type name="inpad" blif_model=".input" num_pb="1">
       <output  name="inpad" num_pins="1"/>
      </pb_type>
      <interconnect>
       <direct name="IN"  input="inpad.inpad" output="PAD.I">
	       <delay_constant max="1.394e-11" in_port="inpad.inpad" out_port="PAD.I"/>
       </direct>
      </interconnect>
     </mode>
     <mode name="outpad">
      <pb_type name="outpad" blif_model=".output" num_pb="1" >
       <input name="outpad" num_pins="1"/>
      </pb_type>
      <interconnect>
       <direct name="OUT" input="PAD.O" output="outpad.outpad">
	       <delay_constant max="1.394e-11" in_port="PAD.O" out_port="outpad.outpad"/>
       </direct>
      </interconnect>
     </mode>
    </pb_type>

    <interconnect>
     <!-- Clock enable -->
     <!--
     <complete name="DISABLED_CLK" input="GND"             output="CLK_IN_MUX.I[1:1] CLK_OUT_MUX.I[1:1]" />
     -->
     <direct   name="INPUT_CLK"    input="IO.INPUT_CLK"    output="CLK_IN_MUX.I[0:0]"/>
     <direct   name="OUTPUT_CLK"   input="IO.OUTPUT_CLK"   output="CLK_OUT_MUX.I[0:0]"/>
     <complete name="CLOCK_SELECT" input="IO.CLOCK_ENABLE" output="CLK_IN_MUX.S CLK_OUT_MUX.S" />

     <!-- Input flip flops -->
     <complete name="IN_FF_CLK"    input="CLK_IN_MUX.O"    output="IN_FF[1:0].clk" />
     <complete name="PAD_INPUT_N0" input="PAD.I"           output="IO.D_IN_0" />
     <direct   name="PAD_INPUT_N1" input="IN_FF[1:1].Q"    output="IO.D_IN_1" />
     <direct   name="PAD_INPUT_N2" input="IN_FF[0:0].Q"    output="INPUT_MUX.I[3:3]" />

     <!-- Input selection MUX -->
     <direct   name="INPUT_MUX_S0" input="IO.LATCH_INPUT_VALUE" output="INPUT_MUX.S[0:0]" />
     <!--
     <mux      name="INPUT_MUX_S1" input="GND VCC"              output="INPUT_MUX.S[1:1]" />
     -->
     <!--      name="INPUT_MUX_I0" input="INPUT_MUX.O"          output="INPUT_MUX.I[0:0]" -->
     <!--      name="INPUT_MUX_I1" input="INPUT_MUX.O"          output="INPUT_MUX.I[1:1]" -->
     <!--      name="INPUT_MUX_I2" input="PAD.I"                output="INPUT_MUX.I[2:2]" -->
     <!--      name="INPUT_MUX_I3" input="IN_FF[0:0].Q"         output="INPUT_MUX.I[3:3]" -->

     <!--<complete name="INPUT_MUX_O"  input="INPUT_MUX.O" output="INPUT_MUX.I[1:0] IO.D_IN_0"/>-->

     <!-- Output enable MUX -->
     <!--
     <mux name="OE_MUX" input="GND VCC IO.OUTPUT_ENABLE OE_FF.D" output="PAD.EN_N" />
     -->
     <mux name="OE_MUX" input="IO.OUTPUT_ENABLE OE_FF.Q" output="IO.PAD_EN" />

     <!-- FIXME: Properly describe the output mux cascade... -->
     <complete name="PAD_OUTPUT_N0" input="IO.D_OUT_0" output="PAD.O" />
     <!-- Output flipflops -->
     <complete name="OUT_FF_CLK" input="CLK_OUT_MUX.O" output="OUT_FF[1:0].clk OE_FF.clk" />
     <direct   name="D_OUT_0"    input="IO.D_OUT_0"    output="OUT_FF[0:0].D" />
     <direct   name="D_OUT_1"    input="IO.D_OUT_1"    output="OUT_FF[1:1].D" />

    </interconnect>
   </pb_type>

   <interconnect>
    <complete name="CLOCK_ENABLE" input="PIO.CLOCK_ENABLE" output="IO[1:0].CLOCK_ENABLE" />
    <complete name="OUTPUT_CLK"   input="PIO.OUTPUT_CLK"   output="IO[1:0].OUTPUT_CLK" />
    <complete name="INPUT_CLK"    input="PIO.INPUT_CLK"    output="IO[1:0].INPUT_CLK" />

    <complete name="D_IN_0"       input="IO[1:0].D_IN_0"   output="PIO.D_IN_0"      />
    <complete name="D_IN_1"       input="IO[1:0].D_IN_1"   output="PIO.D_IN_1"      />
    <complete name="D_OUT_0"      input="PIO.D_OUT_0"      output="IO[1:0].D_OUT_0" />
    <complete name="D_OUT_1"      input="PIO.D_OUT_1"      output="IO[1:0].D_OUT_1" />
    <complete name="LAT_INPUT_VALUE"  input="PIO.LATCH_INPUT_VALUE"  output="IO[1:0].LATCH_INPUT_VALUE" />
    <complete name="OUTPUT_ENABLE"    input="PIO.OUTPUT_ENABLE"      output="IO[1:0].OUTPUT_ENABLE" />
   </interconnect>

   <fc in_type="frac" in_val="0.5" out_type="frac" out_val="1.0">
    <fc_override fc_type="abs" fc_val="2" port_name="OUTPUT_CLK" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="INPUT_CLK" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="CLOCK_ENABLE" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="LATCH_INPUT_VALUE" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="D_IN_0" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="D_IN_1" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="D_OUT_0" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="D_OUT_1" segment_name="local"/>
    <fc_override fc_type="abs" fc_val="2" port_name="OUTPUT_ENABLE" segment_name="local"/>
   </fc>

   <pinlocations pattern="custom">
     <loc side="right" xoffset="0" yoffset="0">
      PIO.OUTPUT_CLK PIO.INPUT_CLK PIO.CLOCK_ENABLE
      PIO.LATCH_INPUT_VALUE
      PIO.D_IN_0 PIO.D_IN_1
      PIO.D_OUT_0 PIO.D_OUT_1
      PIO.OUTPUT_ENABLE

      PIO.i_span4_horz
      PIO.o_span4_horz
      PIO.i_span12_horz
      PIO.o_span12_horz
    </loc>
    <loc side="top" xoffset="0" yoffset="0">
     PIO.i_glb_netwk
     PIO.o_glb_netwk

     PIO.o_neigh_op_tnr PIO.i_neigh_op_tnr
     PIO.o_neigh_op_top PIO.i_neigh_op_top
     PIO.o_neigh_op_tnl PIO.i_neigh_op_tnl
     PIO.i_span4_vert_t
     PIO.o_span4_vert_t
    </loc>

    <loc side="bottom" xoffset="0" yoffset="0">
     PIO.i_neigh_op_bnr PIO.o_neigh_op_bnr
     PIO.i_neigh_op_bot PIO.o_neigh_op_bot
     PIO.i_neigh_op_bnl PIO.o_neigh_op_bnl

     PIO.i_span4_vert_b
     PIO.o_span4_vert_b
    </loc>
   </pinlocations>

   <xi:include href="../../../../primitives/mux2/ice_mux2.pb_type.xml"/>
   <xi:include href="../../../../primitives/mux4/ice_mux4.pb_type.xml"/>

</pb_type>
