#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b384cebd80 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v000001b384d742c0_0 .net "baud_clk", 0 0, v000001b384cebb30_0;  1 drivers
v000001b384d74360_0 .var "reset", 0 0;
v000001b384d74400_0 .var "sys_clk", 0 0;
S_000001b384ced710 .scope module, "uut" "baudgen" 2 7, 3 3 0, S_000001b384cebd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /OUTPUT 1 "baud_clk";
P_000001b384d66770 .param/l "clk_per_bit" 0 3 9, +C4<00000000000000000000000001010111>;
v000001b384cebb30_0 .var "baud_clk", 0 0;
v000001b384ce7380_0 .var "clock_count", 6 0;
v000001b384cebf10_0 .net "reset", 0 0, v000001b384d74360_0;  1 drivers
v000001b384ce6eb0_0 .net "sys_clk", 0 0, v000001b384d74400_0;  1 drivers
E_000001b384d65fb0 .event posedge, v000001b384cebf10_0, v000001b384ce6eb0_0;
    .scope S_000001b384ced710;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001b384ce7380_0, 0, 7;
    %end;
    .thread T_0;
    .scope S_000001b384ced710;
T_1 ;
    %wait E_000001b384d65fb0;
    %load/vec4 v000001b384cebf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b384cebb30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b384ce7380_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b384ce7380_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v000001b384ce7380_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b384ce7380_0, 0;
    %load/vec4 v000001b384cebb30_0;
    %assign/vec4 v000001b384cebb30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b384ce7380_0, 0;
    %load/vec4 v000001b384cebb30_0;
    %inv;
    %assign/vec4 v000001b384cebb30_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b384cebd80;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "baud_test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b384cebd80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b384cebd80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b384d74400_0, 0, 1;
T_3.0 ;
    %delay 50000, 0;
    %load/vec4 v000001b384d74400_0;
    %inv;
    %store/vec4 v000001b384d74400_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001b384cebd80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b384d74360_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b384d74360_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001b384cebd80;
T_5 ;
    %delay 3500000000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "baudgen.v";
