<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Design of Half-Adder</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part78.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part80.htm">Далее &gt;</a></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark77" name="bookmark799">Design of Half-Adder</a><a name="bookmark872">&zwnj;</a></p><p class="s46" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="part79.htm#bookmark873" class="s23">From the definition given above, a half-adder needs two binary inputs and two binary outputs. Input variables designate augend and addend bits whereas output variables produce sum and carry bits. Let A and B be the two inputs and S (for sum) and C (for carry) be the two outputs. The truth table of </a><a href="part79.htm#bookmark873" class="s3">Figure </a>3.19<span class="s10"> </span><span class="p">defines the function of a half-adder.</span></p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Boolean expressions for the two outputs (obtained from the truth table) are:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 207pt;text-indent: 0pt;text-align: left;"><span><img width="87" height="33" alt="image" src="Image_233.jpg"/></span></p><p style="padding-left: 183pt;text-indent: 0pt;text-align: left;"><span><img width="153" height="114" alt="image" src="Image_234.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s20" style="padding-top: 4pt;padding-left: 8pt;text-indent: 0pt;text-align: center;"><a name="bookmark873">Figure 3.19. </a><span class="s21">Truth table for a half-adder.</span></p><p class="s46" style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Figure 3.20<span class="s10"> </span><span class="p">shows the logic circuit diagram to implement these expressions.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 96pt;text-indent: 0pt;text-align: left;"><span><img width="384" height="171" alt="image" src="Image_235.jpg"/></span></p><p class="s20" style="padding-top: 8pt;padding-left: 8pt;text-indent: 0pt;text-align: center;"><a name="bookmark874">Figure 3.20. </a><span class="s21">Logic circuit diagram for a half-adder.</span><a name="bookmark875">&zwnj;</a></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">A half-adder can add only two single bits. Although, it generates a carry for the next higher pair of significant bits, it cannot accept a carry generated from the previous pair of lower significant bits. A full-adder solves this problem.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part78.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part80.htm">Далее &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
