
stm32_qspi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a4  08003738  08003738  00013738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003adc  08003adc  00013adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003ae4  08003ae4  00013ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003ae8  08003ae8  00013ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08003aec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000033c  20000070  08003b5c  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200003ac  08003b5c  000203ac  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   000112e9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002aa8  00000000  00000000  00031389  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005eac  00000000  00000000  00033e31  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b40  00000000  00000000  00039ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000cd0  00000000  00000000  0003a820  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005a22  00000000  00000000  0003b4f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004261  00000000  00000000  00040f12  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00045173  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000024d8  00000000  00000000  000451f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003720 	.word	0x08003720

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003720 	.word	0x08003720

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <HAL_InitTick+0x40>)
{
 8000584:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	b908      	cbnz	r0, 800058e <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800058a:	2001      	movs	r0, #1
 800058c:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800058e:	4a0d      	ldr	r2, [pc, #52]	; (80005c4 <HAL_InitTick+0x44>)
 8000590:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000594:	fbb3 f3f0 	udiv	r3, r3, r0
 8000598:	6810      	ldr	r0, [r2, #0]
 800059a:	fbb0 f0f3 	udiv	r0, r0, r3
 800059e:	f000 f89f 	bl	80006e0 <HAL_SYSTICK_Config>
 80005a2:	4604      	mov	r4, r0
 80005a4:	2800      	cmp	r0, #0
 80005a6:	d1f0      	bne.n	800058a <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a8:	2d0f      	cmp	r5, #15
 80005aa:	d8ee      	bhi.n	800058a <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ac:	4602      	mov	r2, r0
 80005ae:	4629      	mov	r1, r5
 80005b0:	f04f 30ff 	mov.w	r0, #4294967295
 80005b4:	f000 f852 	bl	800065c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005b8:	4b03      	ldr	r3, [pc, #12]	; (80005c8 <HAL_InitTick+0x48>)
 80005ba:	4620      	mov	r0, r4
 80005bc:	601d      	str	r5, [r3, #0]
  }

  /* Return function status */
  return status;
}
 80005be:	bd38      	pop	{r3, r4, r5, pc}
 80005c0:	20000000 	.word	0x20000000
 80005c4:	20000008 	.word	0x20000008
 80005c8:	20000004 	.word	0x20000004

080005cc <HAL_Init>:
{
 80005cc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ce:	2003      	movs	r0, #3
 80005d0:	f000 f832 	bl	8000638 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d4:	2000      	movs	r0, #0
 80005d6:	f7ff ffd3 	bl	8000580 <HAL_InitTick>
 80005da:	4604      	mov	r4, r0
 80005dc:	b918      	cbnz	r0, 80005e6 <HAL_Init+0x1a>
    HAL_MspInit();
 80005de:	f001 ffb1 	bl	8002544 <HAL_MspInit>
}
 80005e2:	4620      	mov	r0, r4
 80005e4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005e6:	2401      	movs	r4, #1
 80005e8:	e7fb      	b.n	80005e2 <HAL_Init+0x16>
	...

080005ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005ec:	4a03      	ldr	r2, [pc, #12]	; (80005fc <HAL_IncTick+0x10>)
 80005ee:	4904      	ldr	r1, [pc, #16]	; (8000600 <HAL_IncTick+0x14>)
 80005f0:	6813      	ldr	r3, [r2, #0]
 80005f2:	6809      	ldr	r1, [r1, #0]
 80005f4:	440b      	add	r3, r1
 80005f6:	6013      	str	r3, [r2, #0]
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	2000009c 	.word	0x2000009c
 8000600:	20000000 	.word	0x20000000

08000604 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000604:	4b01      	ldr	r3, [pc, #4]	; (800060c <HAL_GetTick+0x8>)
 8000606:	6818      	ldr	r0, [r3, #0]
}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	2000009c 	.word	0x2000009c

08000610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000610:	b538      	push	{r3, r4, r5, lr}
 8000612:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000614:	f7ff fff6 	bl	8000604 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000618:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800061a:	bf1c      	itt	ne
 800061c:	4b05      	ldrne	r3, [pc, #20]	; (8000634 <HAL_Delay+0x24>)
 800061e:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000620:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000622:	bf18      	it	ne
 8000624:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000626:	f7ff ffed 	bl	8000604 <HAL_GetTick>
 800062a:	1b40      	subs	r0, r0, r5
 800062c:	4284      	cmp	r4, r0
 800062e:	d8fa      	bhi.n	8000626 <HAL_Delay+0x16>
  {
  }
}
 8000630:	bd38      	pop	{r3, r4, r5, pc}
 8000632:	bf00      	nop
 8000634:	20000000 	.word	0x20000000

08000638 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000638:	4a07      	ldr	r2, [pc, #28]	; (8000658 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800063a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800063c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000640:	041b      	lsls	r3, r3, #16
 8000642:	0c1b      	lsrs	r3, r3, #16
 8000644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000648:	0200      	lsls	r0, r0, #8
 800064a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800064e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000652:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000654:	60d3      	str	r3, [r2, #12]
 8000656:	4770      	bx	lr
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800065c:	4b17      	ldr	r3, [pc, #92]	; (80006bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	68dc      	ldr	r4, [r3, #12]
 8000662:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000666:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800066a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066c:	2b04      	cmp	r3, #4
 800066e:	bf28      	it	cs
 8000670:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000674:	f04f 0501 	mov.w	r5, #1
 8000678:	fa05 f303 	lsl.w	r3, r5, r3
 800067c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000680:	bf8c      	ite	hi
 8000682:	3c03      	subhi	r4, #3
 8000684:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000686:	4019      	ands	r1, r3
 8000688:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800068a:	fa05 f404 	lsl.w	r4, r5, r4
 800068e:	3c01      	subs	r4, #1
 8000690:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000692:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	ea42 0201 	orr.w	r2, r2, r1
 8000698:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069c:	bfad      	iteet	ge
 800069e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a2:	f000 000f 	andlt.w	r0, r0, #15
 80006a6:	4b06      	ldrlt	r3, [pc, #24]	; (80006c0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ac:	bfb5      	itete	lt
 80006ae:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	bf00      	nop
 80006bc:	e000ed00 	.word	0xe000ed00
 80006c0:	e000ed14 	.word	0xe000ed14

080006c4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80006c4:	2800      	cmp	r0, #0
 80006c6:	db08      	blt.n	80006da <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006c8:	0942      	lsrs	r2, r0, #5
 80006ca:	2301      	movs	r3, #1
 80006cc:	f000 001f 	and.w	r0, r0, #31
 80006d0:	fa03 f000 	lsl.w	r0, r3, r0
 80006d4:	4b01      	ldr	r3, [pc, #4]	; (80006dc <HAL_NVIC_EnableIRQ+0x18>)
 80006d6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100

080006e0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e0:	3801      	subs	r0, #1
 80006e2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006e6:	d20a      	bcs.n	80006fe <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ea:	4a07      	ldr	r2, [pc, #28]	; (8000708 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ec:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	21f0      	movs	r1, #240	; 0xf0
 80006f0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006fe:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	e000e010 	.word	0xe000e010
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800070c:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8000710:	2a02      	cmp	r2, #2
{
 8000712:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000714:	d003      	beq.n	800071e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000716:	2204      	movs	r2, #4
 8000718:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800071a:	2001      	movs	r0, #1
 800071c:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800071e:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000720:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000722:	6811      	ldr	r1, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000724:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000726:	f021 010e 	bic.w	r1, r1, #14
 800072a:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800072c:	6811      	ldr	r1, [r2, #0]
 800072e:	f021 0101 	bic.w	r1, r1, #1
 8000732:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000734:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000736:	2101      	movs	r1, #1
 8000738:	f002 021c 	and.w	r2, r2, #28
 800073c:	fa01 f202 	lsl.w	r2, r1, r2
 8000740:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000742:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000744:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8000748:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 800074c:	b113      	cbz	r3, 8000754 <HAL_DMA_Abort_IT+0x48>
    {
      hdma->XferAbortCallback(hdma);
 800074e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000750:	4620      	mov	r0, r4
 8000752:	bd10      	pop	{r4, pc}
 8000754:	4618      	mov	r0, r3
    }
  }
  return status;
}
 8000756:	bd10      	pop	{r4, pc}

08000758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800075c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800075e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	f8df 8158 	ldr.w	r8, [pc, #344]	; 80008bc <HAL_GPIO_Init+0x164>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000764:	4a53      	ldr	r2, [pc, #332]	; (80008b4 <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000766:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000768:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00u;
 800076c:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800076e:	9c01      	ldr	r4, [sp, #4]
 8000770:	40dc      	lsrs	r4, r3
 8000772:	d102      	bne.n	800077a <HAL_GPIO_Init+0x22>
      }
    }

    position++;
  }
}
 8000774:	b005      	add	sp, #20
 8000776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800077a:	2401      	movs	r4, #1
 800077c:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0x00u)
 8000780:	9c01      	ldr	r4, [sp, #4]
 8000782:	ea14 050a 	ands.w	r5, r4, sl
 8000786:	f000 808f 	beq.w	80008a8 <HAL_GPIO_Init+0x150>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800078a:	684c      	ldr	r4, [r1, #4]
 800078c:	f024 0b10 	bic.w	fp, r4, #16
 8000790:	f1bb 0f02 	cmp.w	fp, #2
 8000794:	d111      	bne.n	80007ba <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3u];
 8000796:	08df      	lsrs	r7, r3, #3
 8000798:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800079c:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80007a0:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80007a2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80007a6:	fa09 fc0e 	lsl.w	ip, r9, lr
 80007aa:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80007ae:	690e      	ldr	r6, [r1, #16]
 80007b0:	fa06 f60e 	lsl.w	r6, r6, lr
 80007b4:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3u] = temp;
 80007b8:	623e      	str	r6, [r7, #32]
 80007ba:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80007be:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80007c0:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80007c2:	fa07 f70c 	lsl.w	r7, r7, ip
 80007c6:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007c8:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80007cc:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007ce:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d2:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007d6:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007da:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 80007de:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e0:	d811      	bhi.n	8000806 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 80007e2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007e4:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007e8:	68ce      	ldr	r6, [r1, #12]
 80007ea:	fa06 fe0c 	lsl.w	lr, r6, ip
 80007ee:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 80007f2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80007f4:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007f6:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80007fa:	f3c4 1600 	ubfx	r6, r4, #4, #1
 80007fe:	409e      	lsls	r6, r3
 8000800:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000804:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000806:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000808:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800080a:	688e      	ldr	r6, [r1, #8]
 800080c:	fa06 f60c 	lsl.w	r6, r6, ip
 8000810:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000812:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000814:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000816:	d547      	bpl.n	80008a8 <HAL_GPIO_Init+0x150>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000818:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 800081c:	f046 0601 	orr.w	r6, r6, #1
 8000820:	f8c8 6060 	str.w	r6, [r8, #96]	; 0x60
 8000824:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 8000828:	f023 0703 	bic.w	r7, r3, #3
 800082c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000830:	f006 0601 	and.w	r6, r6, #1
 8000834:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000838:	9603      	str	r6, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800083a:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083e:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000840:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000842:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000846:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800084a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800084e:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000852:	d02b      	beq.n	80008ac <HAL_GPIO_Init+0x154>
 8000854:	4e18      	ldr	r6, [pc, #96]	; (80008b8 <HAL_GPIO_Init+0x160>)
 8000856:	42b0      	cmp	r0, r6
 8000858:	d02a      	beq.n	80008b0 <HAL_GPIO_Init+0x158>
 800085a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800085e:	42b0      	cmp	r0, r6
 8000860:	bf14      	ite	ne
 8000862:	2607      	movne	r6, #7
 8000864:	2602      	moveq	r6, #2
 8000866:	fa06 f60e 	lsl.w	r6, r6, lr
 800086a:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 800086e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8000870:	6816      	ldr	r6, [r2, #0]
        temp &= ~(iocurrent);
 8000872:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000874:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8000878:	bf0c      	ite	eq
 800087a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800087c:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 800087e:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR1;
 8000880:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000882:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 8000886:	bf0c      	ite	eq
 8000888:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800088a:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 800088c:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR1;
 800088e:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000890:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8000894:	bf0c      	ite	eq
 8000896:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000898:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 800089a:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR1;
 800089c:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800089e:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 80008a0:	bf54      	ite	pl
 80008a2:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80008a4:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 80008a6:	60d6      	str	r6, [r2, #12]
    position++;
 80008a8:	3301      	adds	r3, #1
 80008aa:	e760      	b.n	800076e <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008ac:	2600      	movs	r6, #0
 80008ae:	e7da      	b.n	8000866 <HAL_GPIO_Init+0x10e>
 80008b0:	2601      	movs	r6, #1
 80008b2:	e7d8      	b.n	8000866 <HAL_GPIO_Init+0x10e>
 80008b4:	40010400 	.word	0x40010400
 80008b8:	48000400 	.word	0x48000400
 80008bc:	40021000 	.word	0x40021000

080008c0 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80008c0:	4a02      	ldr	r2, [pc, #8]	; (80008cc <HAL_PWR_EnableBkUpAccess+0xc>)
 80008c2:	6813      	ldr	r3, [r2, #0]
 80008c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008c8:	6013      	str	r3, [r2, #0]
 80008ca:	4770      	bx	lr
 80008cc:	40007000 	.word	0x40007000

080008d0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80008d0:	4b02      	ldr	r3, [pc, #8]	; (80008dc <HAL_PWREx_GetVoltageRange+0xc>)
 80008d2:	6818      	ldr	r0, [r3, #0]
#endif
}
 80008d4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	40007000 	.word	0x40007000

080008e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80008e0:	4b17      	ldr	r3, [pc, #92]	; (8000940 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80008e2:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008e4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80008e8:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008ec:	d11c      	bne.n	8000928 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80008ee:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80008f2:	d015      	beq.n	8000920 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80008fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80008fe:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000900:	4a10      	ldr	r2, [pc, #64]	; (8000944 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000902:	6811      	ldr	r1, [r2, #0]
 8000904:	2232      	movs	r2, #50	; 0x32
 8000906:	434a      	muls	r2, r1
 8000908:	490f      	ldr	r1, [pc, #60]	; (8000948 <HAL_PWREx_ControlVoltageScaling+0x68>)
 800090a:	fbb2 f2f1 	udiv	r2, r2, r1
 800090e:	4619      	mov	r1, r3
 8000910:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000912:	6958      	ldr	r0, [r3, #20]
 8000914:	0540      	lsls	r0, r0, #21
 8000916:	d500      	bpl.n	800091a <HAL_PWREx_ControlVoltageScaling+0x3a>
 8000918:	b922      	cbnz	r2, 8000924 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800091a:	694b      	ldr	r3, [r1, #20]
 800091c:	055b      	lsls	r3, r3, #21
 800091e:	d40d      	bmi.n	800093c <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000920:	2000      	movs	r0, #0
 8000922:	4770      	bx	lr
        wait_loop_index--;
 8000924:	3a01      	subs	r2, #1
 8000926:	e7f4      	b.n	8000912 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000928:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800092c:	bf1f      	itttt	ne
 800092e:	681a      	ldrne	r2, [r3, #0]
 8000930:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000934:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000938:	601a      	strne	r2, [r3, #0]
 800093a:	e7f1      	b.n	8000920 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 800093c:	2003      	movs	r0, #3
}
 800093e:	4770      	bx	lr
 8000940:	40007000 	.word	0x40007000
 8000944:	20000008 	.word	0x20000008
 8000948:	000f4240 	.word	0x000f4240

0800094c <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800094c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000950:	4604      	mov	r4, r0
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8000952:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8000954:	b138      	cbz	r0, 8000966 <QSPI_Config+0x1a>
 8000956:	f1b2 6f40 	cmp.w	r2, #201326592	; 0xc000000
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800095a:	bf1f      	itttt	ne
 800095c:	6a8b      	ldrne	r3, [r1, #40]	; 0x28
 800095e:	6825      	ldrne	r5, [r4, #0]
 8000960:	f103 33ff 	addne.w	r3, r3, #4294967295
 8000964:	612b      	strne	r3, [r5, #16]
 8000966:	f101 0318 	add.w	r3, r1, #24
 800096a:	e893 0308 	ldmia.w	r3, {r3, r8, r9}
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800096e:	2b00      	cmp	r3, #0
 8000970:	d04f      	beq.n	8000a12 <QSPI_Config+0xc6>
 8000972:	6824      	ldr	r4, [r4, #0]
 8000974:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
 8000978:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
 800097c:	6b4f      	ldr	r7, [r1, #52]	; 0x34
 800097e:	680e      	ldr	r6, [r1, #0]
 8000980:	694d      	ldr	r5, [r1, #20]
 8000982:	4303      	orrs	r3, r0
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8000984:	f1b9 0f00 	cmp.w	r9, #0
 8000988:	d023      	beq.n	80009d2 <QSPI_Config+0x86>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800098a:	6888      	ldr	r0, [r1, #8]
 800098c:	61e0      	str	r0, [r4, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800098e:	4313      	orrs	r3, r2
 8000990:	6908      	ldr	r0, [r1, #16]
 8000992:	ea43 0309 	orr.w	r3, r3, r9
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8000996:	f1b8 0f00 	cmp.w	r8, #0
 800099a:	d00e      	beq.n	80009ba <QSPI_Config+0x6e>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800099c:	ea43 0308 	orr.w	r3, r3, r8
 80009a0:	ea43 030c 	orr.w	r3, r3, ip
 80009a4:	ea43 030e 	orr.w	r3, r3, lr
 80009a8:	433b      	orrs	r3, r7
 80009aa:	4303      	orrs	r3, r0
 80009ac:	68c8      	ldr	r0, [r1, #12]
 80009ae:	4303      	orrs	r3, r0
 80009b0:	4333      	orrs	r3, r6

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
      {
        /*---- Command with address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80009b2:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
    {
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
      {
        /*---- Command with only address ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80009b6:	6163      	str	r3, [r4, #20]
 80009b8:	e01d      	b.n	80009f6 <QSPI_Config+0xaa>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80009ba:	ea43 030c 	orr.w	r3, r3, ip
 80009be:	ea43 030e 	orr.w	r3, r3, lr
 80009c2:	433b      	orrs	r3, r7
 80009c4:	4303      	orrs	r3, r0
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80009c6:	4333      	orrs	r3, r6
 80009c8:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
      {
        /*---- Command with only data phase ----*/
        if (cmd->DataMode != QSPI_DATA_NONE)
        {
          /* Configure QSPI: CCR register with all communications parameters */
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80009cc:	6163      	str	r3, [r4, #20]
 80009ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80009d2:	f1b8 0f00 	cmp.w	r8, #0
 80009d6:	d015      	beq.n	8000a04 <QSPI_Config+0xb8>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80009d8:	ea43 0002 	orr.w	r0, r3, r2
 80009dc:	ea40 0008 	orr.w	r0, r0, r8
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	68cb      	ldr	r3, [r1, #12]
 80009e6:	ea40 000e 	orr.w	r0, r0, lr
 80009ea:	4338      	orrs	r0, r7
 80009ec:	4318      	orrs	r0, r3
 80009ee:	4330      	orrs	r0, r6
 80009f0:	ea40 4085 	orr.w	r0, r0, r5, lsl #18
 80009f4:	6160      	str	r0, [r4, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80009f6:	f1b2 6f40 	cmp.w	r2, #201326592	; 0xc000000
 80009fa:	d0e8      	beq.n	80009ce <QSPI_Config+0x82>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80009fc:	684b      	ldr	r3, [r1, #4]
 80009fe:	61a3      	str	r3, [r4, #24]
 8000a00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8000a04:	4313      	orrs	r3, r2
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8000a06:	ea43 030c 	orr.w	r3, r3, ip
 8000a0a:	ea43 030e 	orr.w	r3, r3, lr
 8000a0e:	433b      	orrs	r3, r7
 8000a10:	e7d9      	b.n	80009c6 <QSPI_Config+0x7a>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8000a12:	f1b9 0f00 	cmp.w	r9, #0
 8000a16:	d01a      	beq.n	8000a4e <QSPI_Config+0x102>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8000a18:	6824      	ldr	r4, [r4, #0]
 8000a1a:	688b      	ldr	r3, [r1, #8]
 8000a1c:	61e3      	str	r3, [r4, #28]
 8000a1e:	ea40 0309 	orr.w	r3, r0, r9
 8000a22:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
 8000a26:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
 8000a2a:	6b4f      	ldr	r7, [r1, #52]	; 0x34
 8000a2c:	690e      	ldr	r6, [r1, #16]
 8000a2e:	694d      	ldr	r5, [r1, #20]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8000a30:	4313      	orrs	r3, r2
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8000a32:	f1b8 0f00 	cmp.w	r8, #0
 8000a36:	d0e6      	beq.n	8000a06 <QSPI_Config+0xba>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8000a38:	ea43 0008 	orr.w	r0, r3, r8
 8000a3c:	ea40 030c 	orr.w	r3, r0, ip
 8000a40:	ea43 030e 	orr.w	r3, r3, lr
 8000a44:	433b      	orrs	r3, r7
 8000a46:	68c8      	ldr	r0, [r1, #12]
 8000a48:	4333      	orrs	r3, r6
 8000a4a:	4303      	orrs	r3, r0
 8000a4c:	e7b1      	b.n	80009b2 <QSPI_Config+0x66>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8000a4e:	f1b8 0f00 	cmp.w	r8, #0
 8000a52:	d00f      	beq.n	8000a74 <QSPI_Config+0x128>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8000a54:	ea40 0308 	orr.w	r3, r0, r8
 8000a58:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8000a5a:	6824      	ldr	r4, [r4, #0]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	4303      	orrs	r3, r0
 8000a60:	6b08      	ldr	r0, [r1, #48]	; 0x30
 8000a62:	4303      	orrs	r3, r0
 8000a64:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8000a66:	4303      	orrs	r3, r0
 8000a68:	68c8      	ldr	r0, [r1, #12]
 8000a6a:	4303      	orrs	r3, r0
 8000a6c:	6948      	ldr	r0, [r1, #20]
 8000a6e:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 8000a72:	e7a0      	b.n	80009b6 <QSPI_Config+0x6a>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8000a74:	2800      	cmp	r0, #0
 8000a76:	d0aa      	beq.n	80009ce <QSPI_Config+0x82>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8000a78:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8000a7a:	6824      	ldr	r4, [r4, #0]
 8000a7c:	4303      	orrs	r3, r0
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8000a82:	4313      	orrs	r3, r2
 8000a84:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8000a86:	4313      	orrs	r3, r2
 8000a88:	694a      	ldr	r2, [r1, #20]
 8000a8a:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 8000a8e:	e79d      	b.n	80009cc <QSPI_Config+0x80>

08000a90 <QSPI_WaitFlagStateUntilTimeout>:
{
 8000a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a94:	9d06      	ldr	r5, [sp, #24]
 8000a96:	4604      	mov	r4, r0
 8000a98:	460f      	mov	r7, r1
 8000a9a:	4616      	mov	r6, r2
 8000a9c:	4698      	mov	r8, r3
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8000a9e:	6821      	ldr	r1, [r4, #0]
 8000aa0:	688a      	ldr	r2, [r1, #8]
 8000aa2:	423a      	tst	r2, r7
 8000aa4:	bf14      	ite	ne
 8000aa6:	2201      	movne	r2, #1
 8000aa8:	2200      	moveq	r2, #0
 8000aaa:	42b2      	cmp	r2, r6
 8000aac:	d102      	bne.n	8000ab4 <QSPI_WaitFlagStateUntilTimeout+0x24>
  return HAL_OK;
 8000aae:	2000      	movs	r0, #0
}
 8000ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000ab4:	1c6b      	adds	r3, r5, #1
 8000ab6:	d0f3      	beq.n	8000aa0 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ab8:	f7ff fda4 	bl	8000604 <HAL_GetTick>
 8000abc:	eba0 0008 	sub.w	r0, r0, r8
 8000ac0:	4285      	cmp	r5, r0
 8000ac2:	d301      	bcc.n	8000ac8 <QSPI_WaitFlagStateUntilTimeout+0x38>
 8000ac4:	2d00      	cmp	r5, #0
 8000ac6:	d1ea      	bne.n	8000a9e <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8000ace:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6463      	str	r3, [r4, #68]	; 0x44
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000adc <HAL_QSPI_Init>:
{
 8000adc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000ade:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ae0:	f7ff fd90 	bl	8000604 <HAL_GetTick>
 8000ae4:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8000ae6:	2c00      	cmp	r4, #0
 8000ae8:	d04d      	beq.n	8000b86 <HAL_QSPI_Init+0xaa>
  __HAL_LOCK(hqspi);
 8000aea:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d04b      	beq.n	8000b8a <HAL_QSPI_Init+0xae>
 8000af2:	2301      	movs	r3, #1
 8000af4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8000af8:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8000afc:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8000b00:	b93a      	cbnz	r2, 8000b12 <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 8000b02:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_QSPI_MspInit(hqspi);
 8000b06:	4620      	mov	r0, r4
 8000b08:	f001 fd34 	bl	8002574 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8000b0c:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b10:	64a3      	str	r3, [r4, #72]	; 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8000b12:	6820      	ldr	r0, [r4, #0]
 8000b14:	68a1      	ldr	r1, [r4, #8]
 8000b16:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8000b18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8000b1a:	3901      	subs	r1, #1
 8000b1c:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000b20:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000b24:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8000b26:	2120      	movs	r1, #32
 8000b28:	9300      	str	r3, [sp, #0]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	462b      	mov	r3, r5
 8000b2e:	4620      	mov	r0, r4
 8000b30:	f7ff ffae 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8000b34:	bb10      	cbnz	r0, 8000b7c <HAL_QSPI_Init+0xa0>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8000b36:	69e5      	ldr	r5, [r4, #28]
 8000b38:	68e3      	ldr	r3, [r4, #12]
 8000b3a:	6822      	ldr	r2, [r4, #0]
 8000b3c:	432b      	orrs	r3, r5
 8000b3e:	6a25      	ldr	r5, [r4, #32]
 8000b40:	6811      	ldr	r1, [r2, #0]
 8000b42:	432b      	orrs	r3, r5
 8000b44:	6865      	ldr	r5, [r4, #4]
 8000b46:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b4a:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8000b4e:	f021 01d0 	bic.w	r1, r1, #208	; 0xd0
 8000b52:	430b      	orrs	r3, r1
 8000b54:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8000b56:	69a1      	ldr	r1, [r4, #24]
 8000b58:	6963      	ldr	r3, [r4, #20]
 8000b5a:	6855      	ldr	r5, [r2, #4]
 8000b5c:	430b      	orrs	r3, r1
 8000b5e:	6921      	ldr	r1, [r4, #16]
 8000b60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b64:	490a      	ldr	r1, [pc, #40]	; (8000b90 <HAL_QSPI_Init+0xb4>)
 8000b66:	4029      	ands	r1, r5
 8000b68:	430b      	orrs	r3, r1
 8000b6a:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8000b6c:	6813      	ldr	r3, [r2, #0]
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8000b74:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8000b76:	6460      	str	r0, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8000b78:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8000b82:	b003      	add	sp, #12
 8000b84:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000b86:	2001      	movs	r0, #1
 8000b88:	e7fb      	b.n	8000b82 <HAL_QSPI_Init+0xa6>
  __HAL_LOCK(hqspi);
 8000b8a:	2002      	movs	r0, #2
 8000b8c:	e7f9      	b.n	8000b82 <HAL_QSPI_Init+0xa6>
 8000b8e:	bf00      	nop
 8000b90:	ffe0f8fe 	.word	0xffe0f8fe

08000b94 <HAL_QSPI_Command>:
{
 8000b94:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	4604      	mov	r4, r0
 8000b9a:	468a      	mov	sl, r1
 8000b9c:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 8000b9e:	f7ff fd31 	bl	8000604 <HAL_GetTick>
  __HAL_LOCK(hqspi);
 8000ba2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8000ba6:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 8000ba8:	4680      	mov	r8, r0
  __HAL_LOCK(hqspi);
 8000baa:	d035      	beq.n	8000c18 <HAL_QSPI_Command+0x84>
 8000bac:	2301      	movs	r3, #1
 8000bae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8000bb2:	f894 6041 	ldrb.w	r6, [r4, #65]	; 0x41
 8000bb6:	b2f6      	uxtb	r6, r6
 8000bb8:	429e      	cmp	r6, r3
 8000bba:	f04f 0702 	mov.w	r7, #2
 8000bbe:	d129      	bne.n	8000c14 <HAL_QSPI_Command+0x80>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	6462      	str	r2, [r4, #68]	; 0x44
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8000bc4:	4603      	mov	r3, r0
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8000bc6:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8000bca:	f8cd 9000 	str.w	r9, [sp]
 8000bce:	2120      	movs	r1, #32
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	f7ff ff5d 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 8000bd6:	4605      	mov	r5, r0
 8000bd8:	b9a8      	cbnz	r0, 8000c06 <HAL_QSPI_Command+0x72>
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8000bda:	4602      	mov	r2, r0
 8000bdc:	4651      	mov	r1, sl
 8000bde:	4620      	mov	r0, r4
 8000be0:	f7ff feb4 	bl	800094c <QSPI_Config>
      if (cmd->DataMode == QSPI_DATA_NONE)
 8000be4:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8000be8:	b95b      	cbnz	r3, 8000c02 <HAL_QSPI_Command+0x6e>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8000bea:	f8cd 9000 	str.w	r9, [sp]
 8000bee:	4643      	mov	r3, r8
 8000bf0:	4632      	mov	r2, r6
 8000bf2:	4639      	mov	r1, r7
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	f7ff ff4b 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 8000bfa:	4605      	mov	r5, r0
 8000bfc:	b918      	cbnz	r0, 8000c06 <HAL_QSPI_Command+0x72>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8000bfe:	6823      	ldr	r3, [r4, #0]
 8000c00:	60df      	str	r7, [r3, #12]
        hqspi->State = HAL_QSPI_STATE_READY;
 8000c02:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8000c06:	2300      	movs	r3, #0
 8000c08:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8000c0c:	4628      	mov	r0, r5
 8000c0e:	b002      	add	sp, #8
 8000c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    status = HAL_BUSY;
 8000c14:	463d      	mov	r5, r7
 8000c16:	e7f6      	b.n	8000c06 <HAL_QSPI_Command+0x72>
  __HAL_LOCK(hqspi);
 8000c18:	2502      	movs	r5, #2
 8000c1a:	e7f7      	b.n	8000c0c <HAL_QSPI_Command+0x78>

08000c1c <HAL_QSPI_Transmit>:
{
 8000c1c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 8000c26:	f7ff fced 	bl	8000604 <HAL_GetTick>
  __HAL_LOCK(hqspi);
 8000c2a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8000c2e:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 8000c30:	4606      	mov	r6, r0
  __HAL_LOCK(hqspi);
 8000c32:	d04d      	beq.n	8000cd0 <HAL_QSPI_Transmit+0xb4>
 8000c34:	2301      	movs	r3, #1
 8000c36:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8000c3a:	f894 0041 	ldrb.w	r0, [r4, #65]	; 0x41
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8000c3e:	6825      	ldr	r5, [r4, #0]
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8000c40:	b2c0      	uxtb	r0, r0
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d142      	bne.n	8000ccc <HAL_QSPI_Transmit+0xb0>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	6463      	str	r3, [r4, #68]	; 0x44
    if(pData != NULL )
 8000c4a:	f1b8 0f00 	cmp.w	r8, #0
 8000c4e:	d038      	beq.n	8000cc2 <HAL_QSPI_Transmit+0xa6>
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8000c50:	2312      	movs	r3, #18
 8000c52:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8000c56:	692b      	ldr	r3, [r5, #16]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	62e3      	str	r3, [r4, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8000c5c:	692b      	ldr	r3, [r5, #16]
      hqspi->pTxBuffPtr = pData;
 8000c5e:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8000c62:	3301      	adds	r3, #1
 8000c64:	62a3      	str	r3, [r4, #40]	; 0x28
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8000c66:	696b      	ldr	r3, [r5, #20]
 8000c68:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000c6c:	616b      	str	r3, [r5, #20]
      while(hqspi->TxXferCount > 0U)
 8000c6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c70:	b99b      	cbnz	r3, 8000c9a <HAL_QSPI_Transmit+0x7e>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8000c72:	9700      	str	r7, [sp, #0]
 8000c74:	4633      	mov	r3, r6
 8000c76:	2201      	movs	r2, #1
 8000c78:	2102      	movs	r1, #2
 8000c7a:	4620      	mov	r0, r4
 8000c7c:	f7ff ff08 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 8000c80:	b910      	cbnz	r0, 8000c88 <HAL_QSPI_Transmit+0x6c>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8000c82:	6823      	ldr	r3, [r4, #0]
 8000c84:	2202      	movs	r2, #2
 8000c86:	60da      	str	r2, [r3, #12]
      hqspi->State = HAL_QSPI_STATE_READY;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8000c94:	b002      	add	sp, #8
 8000c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8000c9a:	9700      	str	r7, [sp, #0]
 8000c9c:	4633      	mov	r3, r6
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	2104      	movs	r1, #4
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	f7ff fef4 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
 8000ca8:	2800      	cmp	r0, #0
 8000caa:	d1ed      	bne.n	8000c88 <HAL_QSPI_Transmit+0x6c>
        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8000cac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	f885 3020 	strb.w	r3, [r5, #32]
        hqspi->pTxBuffPtr++;
 8000cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	6263      	str	r3, [r4, #36]	; 0x24
        hqspi->TxXferCount--;
 8000cba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000cbc:	3b01      	subs	r3, #1
 8000cbe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000cc0:	e7d5      	b.n	8000c6e <HAL_QSPI_Transmit+0x52>
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8000cc2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000cc4:	f043 0308 	orr.w	r3, r3, #8
 8000cc8:	6463      	str	r3, [r4, #68]	; 0x44
 8000cca:	e7e0      	b.n	8000c8e <HAL_QSPI_Transmit+0x72>
    status = HAL_BUSY;
 8000ccc:	2002      	movs	r0, #2
 8000cce:	e7de      	b.n	8000c8e <HAL_QSPI_Transmit+0x72>
  __HAL_LOCK(hqspi);
 8000cd0:	2002      	movs	r0, #2
 8000cd2:	e7df      	b.n	8000c94 <HAL_QSPI_Transmit+0x78>

08000cd4 <HAL_QSPI_Receive>:
{
 8000cd4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000cd8:	4604      	mov	r4, r0
 8000cda:	4617      	mov	r7, r2
 8000cdc:	4688      	mov	r8, r1
  uint32_t tickstart = HAL_GetTick();
 8000cde:	f7ff fc91 	bl	8000604 <HAL_GetTick>
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8000ce2:	6825      	ldr	r5, [r4, #0]
 8000ce4:	69aa      	ldr	r2, [r5, #24]
  __HAL_LOCK(hqspi);
 8000ce6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8000cea:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 8000cec:	4606      	mov	r6, r0
  __HAL_LOCK(hqspi);
 8000cee:	d04f      	beq.n	8000d90 <HAL_QSPI_Receive+0xbc>
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8000cf6:	f894 0041 	ldrb.w	r0, [r4, #65]	; 0x41
 8000cfa:	b2c0      	uxtb	r0, r0
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	d145      	bne.n	8000d8c <HAL_QSPI_Receive+0xb8>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	6463      	str	r3, [r4, #68]	; 0x44
    if(pData != NULL )
 8000d04:	f1b8 0f00 	cmp.w	r8, #0
 8000d08:	d03b      	beq.n	8000d82 <HAL_QSPI_Receive+0xae>
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8000d0a:	2322      	movs	r3, #34	; 0x22
 8000d0c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8000d10:	692b      	ldr	r3, [r5, #16]
 8000d12:	3301      	adds	r3, #1
 8000d14:	63a3      	str	r3, [r4, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8000d16:	692b      	ldr	r3, [r5, #16]
      hqspi->pRxBuffPtr = pData;
 8000d18:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	6363      	str	r3, [r4, #52]	; 0x34
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8000d20:	696b      	ldr	r3, [r5, #20]
 8000d22:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000d26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d2a:	616b      	str	r3, [r5, #20]
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8000d2c:	61aa      	str	r2, [r5, #24]
      while(hqspi->RxXferCount > 0U)
 8000d2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000d30:	b99b      	cbnz	r3, 8000d5a <HAL_QSPI_Receive+0x86>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8000d32:	9700      	str	r7, [sp, #0]
 8000d34:	4633      	mov	r3, r6
 8000d36:	2201      	movs	r2, #1
 8000d38:	2102      	movs	r1, #2
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f7ff fea8 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
        if  (status == HAL_OK)
 8000d40:	b910      	cbnz	r0, 8000d48 <HAL_QSPI_Receive+0x74>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8000d42:	6823      	ldr	r3, [r4, #0]
 8000d44:	2202      	movs	r2, #2
 8000d46:	60da      	str	r2, [r3, #12]
      hqspi->State = HAL_QSPI_STATE_READY;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8000d54:	b002      	add	sp, #8
 8000d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8000d5a:	9700      	str	r7, [sp, #0]
 8000d5c:	4633      	mov	r3, r6
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2106      	movs	r1, #6
 8000d62:	4620      	mov	r0, r4
 8000d64:	f7ff fe94 	bl	8000a90 <QSPI_WaitFlagStateUntilTimeout>
        if  (status != HAL_OK)
 8000d68:	2800      	cmp	r0, #0
 8000d6a:	d1ed      	bne.n	8000d48 <HAL_QSPI_Receive+0x74>
        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8000d6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d6e:	f895 2020 	ldrb.w	r2, [r5, #32]
 8000d72:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8000d74:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d76:	3301      	adds	r3, #1
 8000d78:	6323      	str	r3, [r4, #48]	; 0x30
        hqspi->RxXferCount--;
 8000d7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000d7c:	3b01      	subs	r3, #1
 8000d7e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000d80:	e7d5      	b.n	8000d2e <HAL_QSPI_Receive+0x5a>
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8000d82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d84:	f043 0308 	orr.w	r3, r3, #8
 8000d88:	6463      	str	r3, [r4, #68]	; 0x44
 8000d8a:	e7e0      	b.n	8000d4e <HAL_QSPI_Receive+0x7a>
    status = HAL_BUSY;
 8000d8c:	2002      	movs	r0, #2
 8000d8e:	e7de      	b.n	8000d4e <HAL_QSPI_Receive+0x7a>
  __HAL_LOCK(hqspi);
 8000d90:	2002      	movs	r0, #2
 8000d92:	e7df      	b.n	8000d54 <HAL_QSPI_Receive+0x80>

08000d94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000d94:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000d96:	4d1e      	ldr	r5, [pc, #120]	; (8000e10 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000d98:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000d9a:	00da      	lsls	r2, r3, #3
{
 8000d9c:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000d9e:	d518      	bpl.n	8000dd2 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000da0:	f7ff fd96 	bl	80008d0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000da4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000da8:	d123      	bne.n	8000df2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000daa:	2c80      	cmp	r4, #128	; 0x80
 8000dac:	d929      	bls.n	8000e02 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8000dae:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8000db0:	bf8c      	ite	hi
 8000db2:	2002      	movhi	r0, #2
 8000db4:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000db6:	4a17      	ldr	r2, [pc, #92]	; (8000e14 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000db8:	6813      	ldr	r3, [r2, #0]
 8000dba:	f023 0307 	bic.w	r3, r3, #7
 8000dbe:	4303      	orrs	r3, r0
 8000dc0:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000dc2:	6813      	ldr	r3, [r2, #0]
 8000dc4:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000dc8:	1a18      	subs	r0, r3, r0
 8000dca:	bf18      	it	ne
 8000dcc:	2001      	movne	r0, #1
 8000dce:	b003      	add	sp, #12
 8000dd0:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000dd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd8:	65ab      	str	r3, [r5, #88]	; 0x58
 8000dda:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de0:	9301      	str	r3, [sp, #4]
 8000de2:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000de4:	f7ff fd74 	bl	80008d0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000de8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000dea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dee:	65ab      	str	r3, [r5, #88]	; 0x58
 8000df0:	e7d8      	b.n	8000da4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000df2:	2c80      	cmp	r4, #128	; 0x80
 8000df4:	d807      	bhi.n	8000e06 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000df6:	d008      	beq.n	8000e0a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000df8:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000dfc:	4258      	negs	r0, r3
 8000dfe:	4158      	adcs	r0, r3
 8000e00:	e7d9      	b.n	8000db6 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000e02:	2000      	movs	r0, #0
 8000e04:	e7d7      	b.n	8000db6 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000e06:	2003      	movs	r0, #3
 8000e08:	e7d5      	b.n	8000db6 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000e0a:	2002      	movs	r0, #2
 8000e0c:	e7d3      	b.n	8000db6 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000
 8000e14:	40022000 	.word	0x40022000

08000e18 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e18:	4b22      	ldr	r3, [pc, #136]	; (8000ea4 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000e1a:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e1c:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000e1e:	f012 020c 	ands.w	r2, r2, #12
 8000e22:	d005      	beq.n	8000e30 <HAL_RCC_GetSysClockFreq+0x18>
 8000e24:	2a0c      	cmp	r2, #12
 8000e26:	d115      	bne.n	8000e54 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e28:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000e2c:	2901      	cmp	r1, #1
 8000e2e:	d118      	bne.n	8000e62 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000e30:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000e32:	481d      	ldr	r0, [pc, #116]	; (8000ea8 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000e34:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000e36:	bf55      	itete	pl
 8000e38:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000e3c:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000e3e:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000e42:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8000e46:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000e4a:	b34a      	cbz	r2, 8000ea0 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000e4c:	2a0c      	cmp	r2, #12
 8000e4e:	d009      	beq.n	8000e64 <HAL_RCC_GetSysClockFreq+0x4c>
 8000e50:	2000      	movs	r0, #0
  return sysclockfreq;
 8000e52:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000e54:	2a04      	cmp	r2, #4
 8000e56:	d022      	beq.n	8000e9e <HAL_RCC_GetSysClockFreq+0x86>
 8000e58:	2a08      	cmp	r2, #8
 8000e5a:	4814      	ldr	r0, [pc, #80]	; (8000eac <HAL_RCC_GetSysClockFreq+0x94>)
 8000e5c:	bf18      	it	ne
 8000e5e:	2000      	movne	r0, #0
 8000e60:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000e62:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000e64:	68da      	ldr	r2, [r3, #12]
 8000e66:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8000e6a:	2a02      	cmp	r2, #2
 8000e6c:	d015      	beq.n	8000e9a <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 8000e6e:	490f      	ldr	r1, [pc, #60]	; (8000eac <HAL_RCC_GetSysClockFreq+0x94>)
 8000e70:	2a03      	cmp	r2, #3
 8000e72:	bf08      	it	eq
 8000e74:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e76:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000e78:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000e80:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e84:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e88:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000e8a:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e8c:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e8e:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000e90:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8000e94:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e98:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8000e9a:	4805      	ldr	r0, [pc, #20]	; (8000eb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8000e9c:	e7eb      	b.n	8000e76 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8000e9e:	4804      	ldr	r0, [pc, #16]	; (8000eb0 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	08003a14 	.word	0x08003a14
 8000eac:	007a1200 	.word	0x007a1200
 8000eb0:	00f42400 	.word	0x00f42400

08000eb4 <HAL_RCC_OscConfig>:
{
 8000eb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8000eb8:	4605      	mov	r5, r0
 8000eba:	b908      	cbnz	r0, 8000ec0 <HAL_RCC_OscConfig+0xc>
          return HAL_ERROR;
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	e047      	b.n	8000f50 <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ec0:	4c9f      	ldr	r4, [pc, #636]	; (8001140 <HAL_RCC_OscConfig+0x28c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ec2:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ec4:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ec6:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ec8:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000eca:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ece:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ed2:	d575      	bpl.n	8000fc0 <HAL_RCC_OscConfig+0x10c>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ed4:	b11e      	cbz	r6, 8000ede <HAL_RCC_OscConfig+0x2a>
 8000ed6:	2e0c      	cmp	r6, #12
 8000ed8:	d154      	bne.n	8000f84 <HAL_RCC_OscConfig+0xd0>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000eda:	2f01      	cmp	r7, #1
 8000edc:	d152      	bne.n	8000f84 <HAL_RCC_OscConfig+0xd0>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	0798      	lsls	r0, r3, #30
 8000ee2:	d502      	bpl.n	8000eea <HAL_RCC_OscConfig+0x36>
 8000ee4:	69ab      	ldr	r3, [r5, #24]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d0e8      	beq.n	8000ebc <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000eea:	6823      	ldr	r3, [r4, #0]
 8000eec:	6a28      	ldr	r0, [r5, #32]
 8000eee:	0719      	lsls	r1, r3, #28
 8000ef0:	bf56      	itet	pl
 8000ef2:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000ef6:	6823      	ldrmi	r3, [r4, #0]
 8000ef8:	091b      	lsrpl	r3, r3, #4
 8000efa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000efe:	4283      	cmp	r3, r0
 8000f00:	d229      	bcs.n	8000f56 <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f02:	f7ff ff47 	bl	8000d94 <RCC_SetFlashLatencyFromMSIRange>
 8000f06:	2800      	cmp	r0, #0
 8000f08:	d1d8      	bne.n	8000ebc <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f0a:	6823      	ldr	r3, [r4, #0]
 8000f0c:	f043 0308 	orr.w	r3, r3, #8
 8000f10:	6023      	str	r3, [r4, #0]
 8000f12:	6823      	ldr	r3, [r4, #0]
 8000f14:	6a2a      	ldr	r2, [r5, #32]
 8000f16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f1e:	6863      	ldr	r3, [r4, #4]
 8000f20:	69ea      	ldr	r2, [r5, #28]
 8000f22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000f26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000f2a:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f2c:	f7ff ff74 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
 8000f30:	68a3      	ldr	r3, [r4, #8]
 8000f32:	4a84      	ldr	r2, [pc, #528]	; (8001144 <HAL_RCC_OscConfig+0x290>)
 8000f34:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f38:	5cd3      	ldrb	r3, [r2, r3]
 8000f3a:	f003 031f 	and.w	r3, r3, #31
 8000f3e:	40d8      	lsrs	r0, r3
 8000f40:	4b81      	ldr	r3, [pc, #516]	; (8001148 <HAL_RCC_OscConfig+0x294>)
 8000f42:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8000f44:	4b81      	ldr	r3, [pc, #516]	; (800114c <HAL_RCC_OscConfig+0x298>)
 8000f46:	6818      	ldr	r0, [r3, #0]
 8000f48:	f7ff fb1a 	bl	8000580 <HAL_InitTick>
        if(status != HAL_OK)
 8000f4c:	2800      	cmp	r0, #0
 8000f4e:	d037      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x10c>
}
 8000f50:	b003      	add	sp, #12
 8000f52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f56:	6823      	ldr	r3, [r4, #0]
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	6023      	str	r3, [r4, #0]
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f64:	4303      	orrs	r3, r0
 8000f66:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f68:	6863      	ldr	r3, [r4, #4]
 8000f6a:	69ea      	ldr	r2, [r5, #28]
 8000f6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000f70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000f74:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f76:	2e00      	cmp	r6, #0
 8000f78:	d1d8      	bne.n	8000f2c <HAL_RCC_OscConfig+0x78>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f7a:	f7ff ff0b 	bl	8000d94 <RCC_SetFlashLatencyFromMSIRange>
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	d0d4      	beq.n	8000f2c <HAL_RCC_OscConfig+0x78>
 8000f82:	e79b      	b.n	8000ebc <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f84:	69ab      	ldr	r3, [r5, #24]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d03a      	beq.n	8001000 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000f92:	f7ff fb37 	bl	8000604 <HAL_GetTick>
 8000f96:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f98:	6823      	ldr	r3, [r4, #0]
 8000f9a:	079a      	lsls	r2, r3, #30
 8000f9c:	d528      	bpl.n	8000ff0 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f9e:	6823      	ldr	r3, [r4, #0]
 8000fa0:	f043 0308 	orr.w	r3, r3, #8
 8000fa4:	6023      	str	r3, [r4, #0]
 8000fa6:	6823      	ldr	r3, [r4, #0]
 8000fa8:	6a2a      	ldr	r2, [r5, #32]
 8000faa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fb2:	6863      	ldr	r3, [r4, #4]
 8000fb4:	69ea      	ldr	r2, [r5, #28]
 8000fb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000fba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000fbe:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc0:	682b      	ldr	r3, [r5, #0]
 8000fc2:	07d8      	lsls	r0, r3, #31
 8000fc4:	d42d      	bmi.n	8001022 <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fc6:	682b      	ldr	r3, [r5, #0]
 8000fc8:	0799      	lsls	r1, r3, #30
 8000fca:	d46b      	bmi.n	80010a4 <HAL_RCC_OscConfig+0x1f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fcc:	682b      	ldr	r3, [r5, #0]
 8000fce:	0718      	lsls	r0, r3, #28
 8000fd0:	f100 80a0 	bmi.w	8001114 <HAL_RCC_OscConfig+0x260>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fd4:	682b      	ldr	r3, [r5, #0]
 8000fd6:	0759      	lsls	r1, r3, #29
 8000fd8:	f100 80ce 	bmi.w	8001178 <HAL_RCC_OscConfig+0x2c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000fdc:	682b      	ldr	r3, [r5, #0]
 8000fde:	0698      	lsls	r0, r3, #26
 8000fe0:	f100 8137 	bmi.w	8001252 <HAL_RCC_OscConfig+0x39e>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000fe4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f040 815d 	bne.w	80012a6 <HAL_RCC_OscConfig+0x3f2>
  return HAL_OK;
 8000fec:	2000      	movs	r0, #0
 8000fee:	e7af      	b.n	8000f50 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ff0:	f7ff fb08 	bl	8000604 <HAL_GetTick>
 8000ff4:	eba0 0008 	sub.w	r0, r0, r8
 8000ff8:	2802      	cmp	r0, #2
 8000ffa:	d9cd      	bls.n	8000f98 <HAL_RCC_OscConfig+0xe4>
            return HAL_TIMEOUT;
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	e7a7      	b.n	8000f50 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	f023 0301 	bic.w	r3, r3, #1
 8001006:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001008:	f7ff fafc 	bl	8000604 <HAL_GetTick>
 800100c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800100e:	6823      	ldr	r3, [r4, #0]
 8001010:	079b      	lsls	r3, r3, #30
 8001012:	d5d5      	bpl.n	8000fc0 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001014:	f7ff faf6 	bl	8000604 <HAL_GetTick>
 8001018:	eba0 0008 	sub.w	r0, r0, r8
 800101c:	2802      	cmp	r0, #2
 800101e:	d9f6      	bls.n	800100e <HAL_RCC_OscConfig+0x15a>
 8001020:	e7ec      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001022:	2e08      	cmp	r6, #8
 8001024:	d003      	beq.n	800102e <HAL_RCC_OscConfig+0x17a>
 8001026:	2e0c      	cmp	r6, #12
 8001028:	d108      	bne.n	800103c <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800102a:	2f03      	cmp	r7, #3
 800102c:	d106      	bne.n	800103c <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	039a      	lsls	r2, r3, #14
 8001032:	d5c8      	bpl.n	8000fc6 <HAL_RCC_OscConfig+0x112>
 8001034:	686b      	ldr	r3, [r5, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1c5      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x112>
 800103a:	e73f      	b.n	8000ebc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800103c:	686b      	ldr	r3, [r5, #4]
 800103e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001042:	d110      	bne.n	8001066 <HAL_RCC_OscConfig+0x1b2>
 8001044:	6823      	ldr	r3, [r4, #0]
 8001046:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800104a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800104c:	f7ff fada 	bl	8000604 <HAL_GetTick>
 8001050:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	039b      	lsls	r3, r3, #14
 8001056:	d4b6      	bmi.n	8000fc6 <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001058:	f7ff fad4 	bl	8000604 <HAL_GetTick>
 800105c:	eba0 0008 	sub.w	r0, r0, r8
 8001060:	2864      	cmp	r0, #100	; 0x64
 8001062:	d9f6      	bls.n	8001052 <HAL_RCC_OscConfig+0x19e>
 8001064:	e7ca      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001066:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800106a:	d104      	bne.n	8001076 <HAL_RCC_OscConfig+0x1c2>
 800106c:	6823      	ldr	r3, [r4, #0]
 800106e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001072:	6023      	str	r3, [r4, #0]
 8001074:	e7e6      	b.n	8001044 <HAL_RCC_OscConfig+0x190>
 8001076:	6822      	ldr	r2, [r4, #0]
 8001078:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800107c:	6022      	str	r2, [r4, #0]
 800107e:	6822      	ldr	r2, [r4, #0]
 8001080:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001084:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1e0      	bne.n	800104c <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 800108a:	f7ff fabb 	bl	8000604 <HAL_GetTick>
 800108e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001090:	6823      	ldr	r3, [r4, #0]
 8001092:	0398      	lsls	r0, r3, #14
 8001094:	d597      	bpl.n	8000fc6 <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001096:	f7ff fab5 	bl	8000604 <HAL_GetTick>
 800109a:	eba0 0008 	sub.w	r0, r0, r8
 800109e:	2864      	cmp	r0, #100	; 0x64
 80010a0:	d9f6      	bls.n	8001090 <HAL_RCC_OscConfig+0x1dc>
 80010a2:	e7ab      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80010a4:	2e04      	cmp	r6, #4
 80010a6:	d003      	beq.n	80010b0 <HAL_RCC_OscConfig+0x1fc>
 80010a8:	2e0c      	cmp	r6, #12
 80010aa:	d110      	bne.n	80010ce <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010ac:	2f02      	cmp	r7, #2
 80010ae:	d10e      	bne.n	80010ce <HAL_RCC_OscConfig+0x21a>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010b0:	6823      	ldr	r3, [r4, #0]
 80010b2:	0559      	lsls	r1, r3, #21
 80010b4:	d503      	bpl.n	80010be <HAL_RCC_OscConfig+0x20a>
 80010b6:	68eb      	ldr	r3, [r5, #12]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f43f aeff 	beq.w	8000ebc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010be:	6863      	ldr	r3, [r4, #4]
 80010c0:	692a      	ldr	r2, [r5, #16]
 80010c2:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80010c6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80010ca:	6063      	str	r3, [r4, #4]
 80010cc:	e77e      	b.n	8000fcc <HAL_RCC_OscConfig+0x118>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010ce:	68eb      	ldr	r3, [r5, #12]
 80010d0:	b17b      	cbz	r3, 80010f2 <HAL_RCC_OscConfig+0x23e>
        __HAL_RCC_HSI_ENABLE();
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80010da:	f7ff fa93 	bl	8000604 <HAL_GetTick>
 80010de:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010e0:	6823      	ldr	r3, [r4, #0]
 80010e2:	055a      	lsls	r2, r3, #21
 80010e4:	d4eb      	bmi.n	80010be <HAL_RCC_OscConfig+0x20a>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e6:	f7ff fa8d 	bl	8000604 <HAL_GetTick>
 80010ea:	1bc0      	subs	r0, r0, r7
 80010ec:	2802      	cmp	r0, #2
 80010ee:	d9f7      	bls.n	80010e0 <HAL_RCC_OscConfig+0x22c>
 80010f0:	e784      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 80010f2:	6823      	ldr	r3, [r4, #0]
 80010f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010f8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80010fa:	f7ff fa83 	bl	8000604 <HAL_GetTick>
 80010fe:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001100:	6823      	ldr	r3, [r4, #0]
 8001102:	055b      	lsls	r3, r3, #21
 8001104:	f57f af62 	bpl.w	8000fcc <HAL_RCC_OscConfig+0x118>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001108:	f7ff fa7c 	bl	8000604 <HAL_GetTick>
 800110c:	1bc0      	subs	r0, r0, r7
 800110e:	2802      	cmp	r0, #2
 8001110:	d9f6      	bls.n	8001100 <HAL_RCC_OscConfig+0x24c>
 8001112:	e773      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001114:	696b      	ldr	r3, [r5, #20]
 8001116:	b1db      	cbz	r3, 8001150 <HAL_RCC_OscConfig+0x29c>
      __HAL_RCC_LSI_ENABLE();
 8001118:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001124:	f7ff fa6e 	bl	8000604 <HAL_GetTick>
 8001128:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800112a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800112e:	079a      	lsls	r2, r3, #30
 8001130:	f53f af50 	bmi.w	8000fd4 <HAL_RCC_OscConfig+0x120>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001134:	f7ff fa66 	bl	8000604 <HAL_GetTick>
 8001138:	1bc0      	subs	r0, r0, r7
 800113a:	2802      	cmp	r0, #2
 800113c:	d9f5      	bls.n	800112a <HAL_RCC_OscConfig+0x276>
 800113e:	e75d      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
 8001140:	40021000 	.word	0x40021000
 8001144:	080039f9 	.word	0x080039f9
 8001148:	20000008 	.word	0x20000008
 800114c:	20000004 	.word	0x20000004
      __HAL_RCC_LSI_DISABLE();
 8001150:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800115c:	f7ff fa52 	bl	8000604 <HAL_GetTick>
 8001160:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001162:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001166:	079b      	lsls	r3, r3, #30
 8001168:	f57f af34 	bpl.w	8000fd4 <HAL_RCC_OscConfig+0x120>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800116c:	f7ff fa4a 	bl	8000604 <HAL_GetTick>
 8001170:	1bc0      	subs	r0, r0, r7
 8001172:	2802      	cmp	r0, #2
 8001174:	d9f5      	bls.n	8001162 <HAL_RCC_OscConfig+0x2ae>
 8001176:	e741      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001178:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800117a:	00df      	lsls	r7, r3, #3
 800117c:	d429      	bmi.n	80011d2 <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001184:	65a3      	str	r3, [r4, #88]	; 0x58
 8001186:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118c:	9301      	str	r3, [sp, #4]
 800118e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001190:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001194:	4f9a      	ldr	r7, [pc, #616]	; (8001400 <HAL_RCC_OscConfig+0x54c>)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	05d8      	lsls	r0, r3, #23
 800119a:	d51d      	bpl.n	80011d8 <HAL_RCC_OscConfig+0x324>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800119c:	68ab      	ldr	r3, [r5, #8]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d12b      	bne.n	80011fa <HAL_RCC_OscConfig+0x346>
 80011a2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80011ae:	f7ff fa29 	bl	8000604 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011b2:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80011b6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011b8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80011bc:	079a      	lsls	r2, r3, #30
 80011be:	d542      	bpl.n	8001246 <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 80011c0:	f1b8 0f00 	cmp.w	r8, #0
 80011c4:	f43f af0a 	beq.w	8000fdc <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80011ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011ce:	65a3      	str	r3, [r4, #88]	; 0x58
 80011d0:	e704      	b.n	8000fdc <HAL_RCC_OscConfig+0x128>
    FlagStatus       pwrclkchanged = RESET;
 80011d2:	f04f 0800 	mov.w	r8, #0
 80011d6:	e7dd      	b.n	8001194 <HAL_RCC_OscConfig+0x2e0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011de:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80011e0:	f7ff fa10 	bl	8000604 <HAL_GetTick>
 80011e4:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	05d9      	lsls	r1, r3, #23
 80011ea:	d4d7      	bmi.n	800119c <HAL_RCC_OscConfig+0x2e8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ec:	f7ff fa0a 	bl	8000604 <HAL_GetTick>
 80011f0:	eba0 0009 	sub.w	r0, r0, r9
 80011f4:	2802      	cmp	r0, #2
 80011f6:	d9f6      	bls.n	80011e6 <HAL_RCC_OscConfig+0x332>
 80011f8:	e700      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	d106      	bne.n	800120c <HAL_RCC_OscConfig+0x358>
 80011fe:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001202:	f043 0304 	orr.w	r3, r3, #4
 8001206:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800120a:	e7ca      	b.n	80011a2 <HAL_RCC_OscConfig+0x2ee>
 800120c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001218:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800121c:	f022 0204 	bic.w	r2, r2, #4
 8001220:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1c2      	bne.n	80011ae <HAL_RCC_OscConfig+0x2fa>
      tickstart = HAL_GetTick();
 8001228:	f7ff f9ec 	bl	8000604 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800122c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001230:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001232:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001236:	079b      	lsls	r3, r3, #30
 8001238:	d5c2      	bpl.n	80011c0 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123a:	f7ff f9e3 	bl	8000604 <HAL_GetTick>
 800123e:	1bc0      	subs	r0, r0, r7
 8001240:	4548      	cmp	r0, r9
 8001242:	d9f6      	bls.n	8001232 <HAL_RCC_OscConfig+0x37e>
 8001244:	e6da      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001246:	f7ff f9dd 	bl	8000604 <HAL_GetTick>
 800124a:	1bc0      	subs	r0, r0, r7
 800124c:	4548      	cmp	r0, r9
 800124e:	d9b3      	bls.n	80011b8 <HAL_RCC_OscConfig+0x304>
 8001250:	e6d4      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001252:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001254:	b19b      	cbz	r3, 800127e <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_HSI48_ENABLE();
 8001256:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001262:	f7ff f9cf 	bl	8000604 <HAL_GetTick>
 8001266:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001268:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800126c:	0799      	lsls	r1, r3, #30
 800126e:	f53f aeb9 	bmi.w	8000fe4 <HAL_RCC_OscConfig+0x130>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001272:	f7ff f9c7 	bl	8000604 <HAL_GetTick>
 8001276:	1bc0      	subs	r0, r0, r7
 8001278:	2802      	cmp	r0, #2
 800127a:	d9f5      	bls.n	8001268 <HAL_RCC_OscConfig+0x3b4>
 800127c:	e6be      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 800127e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001282:	f023 0301 	bic.w	r3, r3, #1
 8001286:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 800128a:	f7ff f9bb 	bl	8000604 <HAL_GetTick>
 800128e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001290:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001294:	079a      	lsls	r2, r3, #30
 8001296:	f57f aea5 	bpl.w	8000fe4 <HAL_RCC_OscConfig+0x130>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800129a:	f7ff f9b3 	bl	8000604 <HAL_GetTick>
 800129e:	1bc0      	subs	r0, r0, r7
 80012a0:	2802      	cmp	r0, #2
 80012a2:	d9f5      	bls.n	8001290 <HAL_RCC_OscConfig+0x3dc>
 80012a4:	e6aa      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	f040 8088 	bne.w	80013bc <HAL_RCC_OscConfig+0x508>
      pll_config = RCC->PLLCFGR;
 80012ac:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ae:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80012b0:	f003 0103 	and.w	r1, r3, #3
 80012b4:	4291      	cmp	r1, r2
 80012b6:	d122      	bne.n	80012fe <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012b8:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80012ba:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80012be:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80012c4:	d11b      	bne.n	80012fe <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012c6:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80012c8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012cc:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80012d0:	d115      	bne.n	80012fe <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012d2:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 80012d4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012d8:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80012dc:	d10f      	bne.n	80012fe <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012de:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80012e0:	0852      	lsrs	r2, r2, #1
 80012e2:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80012e6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012e8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80012ec:	d107      	bne.n	80012fe <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80012ee:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80012f0:	0852      	lsrs	r2, r2, #1
 80012f2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80012f6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012f8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80012fc:	d045      	beq.n	800138a <HAL_RCC_OscConfig+0x4d6>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012fe:	2e0c      	cmp	r6, #12
 8001300:	f43f addc 	beq.w	8000ebc <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001304:	6823      	ldr	r3, [r4, #0]
 8001306:	015b      	lsls	r3, r3, #5
 8001308:	f53f add8 	bmi.w	8000ebc <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 800130c:	6823      	ldr	r3, [r4, #0]
 800130e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001312:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8001314:	f7ff f976 	bl	8000604 <HAL_GetTick>
 8001318:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800131a:	6823      	ldr	r3, [r4, #0]
 800131c:	019f      	lsls	r7, r3, #6
 800131e:	d42e      	bmi.n	800137e <HAL_RCC_OscConfig+0x4ca>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001320:	68e2      	ldr	r2, [r4, #12]
 8001322:	4b38      	ldr	r3, [pc, #224]	; (8001404 <HAL_RCC_OscConfig+0x550>)
 8001324:	4013      	ands	r3, r2
 8001326:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001328:	4313      	orrs	r3, r2
 800132a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800132c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001330:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001332:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8001336:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001338:	3a01      	subs	r2, #1
 800133a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800133e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001340:	0852      	lsrs	r2, r2, #1
 8001342:	3a01      	subs	r2, #1
 8001344:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001348:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800134a:	0852      	lsrs	r2, r2, #1
 800134c:	3a01      	subs	r2, #1
 800134e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001352:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8001354:	6823      	ldr	r3, [r4, #0]
 8001356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800135a:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800135c:	68e3      	ldr	r3, [r4, #12]
 800135e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001362:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8001364:	f7ff f94e 	bl	8000604 <HAL_GetTick>
 8001368:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800136a:	6823      	ldr	r3, [r4, #0]
 800136c:	019e      	lsls	r6, r3, #6
 800136e:	f53f ae3d 	bmi.w	8000fec <HAL_RCC_OscConfig+0x138>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001372:	f7ff f947 	bl	8000604 <HAL_GetTick>
 8001376:	1b40      	subs	r0, r0, r5
 8001378:	2802      	cmp	r0, #2
 800137a:	d9f6      	bls.n	800136a <HAL_RCC_OscConfig+0x4b6>
 800137c:	e63e      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137e:	f7ff f941 	bl	8000604 <HAL_GetTick>
 8001382:	1b80      	subs	r0, r0, r6
 8001384:	2802      	cmp	r0, #2
 8001386:	d9c8      	bls.n	800131a <HAL_RCC_OscConfig+0x466>
 8001388:	e638      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800138a:	6823      	ldr	r3, [r4, #0]
 800138c:	0198      	lsls	r0, r3, #6
 800138e:	f53f ae2d 	bmi.w	8000fec <HAL_RCC_OscConfig+0x138>
          __HAL_RCC_PLL_ENABLE();
 8001392:	6823      	ldr	r3, [r4, #0]
 8001394:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001398:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800139a:	68e3      	ldr	r3, [r4, #12]
 800139c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013a0:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 80013a2:	f7ff f92f 	bl	8000604 <HAL_GetTick>
 80013a6:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	0199      	lsls	r1, r3, #6
 80013ac:	f53f ae1e 	bmi.w	8000fec <HAL_RCC_OscConfig+0x138>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b0:	f7ff f928 	bl	8000604 <HAL_GetTick>
 80013b4:	1b40      	subs	r0, r0, r5
 80013b6:	2802      	cmp	r0, #2
 80013b8:	d9f6      	bls.n	80013a8 <HAL_RCC_OscConfig+0x4f4>
 80013ba:	e61f      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013bc:	2e0c      	cmp	r6, #12
 80013be:	f43f ad7d 	beq.w	8000ebc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 80013c2:	6823      	ldr	r3, [r4, #0]
 80013c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013c8:	6023      	str	r3, [r4, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80013ca:	6823      	ldr	r3, [r4, #0]
 80013cc:	011a      	lsls	r2, r3, #4
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80013ce:	bf5e      	ittt	pl
 80013d0:	68e3      	ldrpl	r3, [r4, #12]
 80013d2:	f023 0303 	bicpl.w	r3, r3, #3
 80013d6:	60e3      	strpl	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80013d8:	68e3      	ldr	r3, [r4, #12]
 80013da:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80013de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013e2:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80013e4:	f7ff f90e 	bl	8000604 <HAL_GetTick>
 80013e8:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013ea:	6823      	ldr	r3, [r4, #0]
 80013ec:	019b      	lsls	r3, r3, #6
 80013ee:	f57f adfd 	bpl.w	8000fec <HAL_RCC_OscConfig+0x138>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f2:	f7ff f907 	bl	8000604 <HAL_GetTick>
 80013f6:	1b40      	subs	r0, r0, r5
 80013f8:	2802      	cmp	r0, #2
 80013fa:	d9f6      	bls.n	80013ea <HAL_RCC_OscConfig+0x536>
 80013fc:	e5fe      	b.n	8000ffc <HAL_RCC_OscConfig+0x148>
 80013fe:	bf00      	nop
 8001400:	40007000 	.word	0x40007000
 8001404:	019d808c 	.word	0x019d808c

08001408 <HAL_RCC_ClockConfig>:
{
 8001408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800140c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800140e:	4604      	mov	r4, r0
 8001410:	b910      	cbnz	r0, 8001418 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001412:	2001      	movs	r0, #1
 8001414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001418:	4a41      	ldr	r2, [pc, #260]	; (8001520 <HAL_RCC_ClockConfig+0x118>)
 800141a:	6813      	ldr	r3, [r2, #0]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	428b      	cmp	r3, r1
 8001422:	d32a      	bcc.n	800147a <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001424:	6823      	ldr	r3, [r4, #0]
 8001426:	07d9      	lsls	r1, r3, #31
 8001428:	d432      	bmi.n	8001490 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800142a:	6821      	ldr	r1, [r4, #0]
 800142c:	078a      	lsls	r2, r1, #30
 800142e:	d45c      	bmi.n	80014ea <HAL_RCC_ClockConfig+0xe2>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001430:	4a3b      	ldr	r2, [pc, #236]	; (8001520 <HAL_RCC_ClockConfig+0x118>)
 8001432:	6813      	ldr	r3, [r2, #0]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	429e      	cmp	r6, r3
 800143a:	d35e      	bcc.n	80014fa <HAL_RCC_ClockConfig+0xf2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800143c:	f011 0f04 	tst.w	r1, #4
 8001440:	4d38      	ldr	r5, [pc, #224]	; (8001524 <HAL_RCC_ClockConfig+0x11c>)
 8001442:	d165      	bne.n	8001510 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001444:	070b      	lsls	r3, r1, #28
 8001446:	d506      	bpl.n	8001456 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001448:	68ab      	ldr	r3, [r5, #8]
 800144a:	6922      	ldr	r2, [r4, #16]
 800144c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001450:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001454:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001456:	f7ff fcdf 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
 800145a:	68ab      	ldr	r3, [r5, #8]
 800145c:	4a32      	ldr	r2, [pc, #200]	; (8001528 <HAL_RCC_ClockConfig+0x120>)
 800145e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001466:	5cd3      	ldrb	r3, [r2, r3]
 8001468:	f003 031f 	and.w	r3, r3, #31
 800146c:	40d8      	lsrs	r0, r3
 800146e:	4b2f      	ldr	r3, [pc, #188]	; (800152c <HAL_RCC_ClockConfig+0x124>)
 8001470:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8001472:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <HAL_RCC_ClockConfig+0x128>)
 8001474:	6818      	ldr	r0, [r3, #0]
 8001476:	f7ff b883 	b.w	8000580 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147a:	6813      	ldr	r3, [r2, #0]
 800147c:	f023 0307 	bic.w	r3, r3, #7
 8001480:	430b      	orrs	r3, r1
 8001482:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001484:	6813      	ldr	r3, [r2, #0]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	4299      	cmp	r1, r3
 800148c:	d1c1      	bne.n	8001412 <HAL_RCC_ClockConfig+0xa>
 800148e:	e7c9      	b.n	8001424 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001490:	6862      	ldr	r2, [r4, #4]
 8001492:	4d24      	ldr	r5, [pc, #144]	; (8001524 <HAL_RCC_ClockConfig+0x11c>)
 8001494:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001496:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001498:	d11b      	bne.n	80014d2 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800149a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800149e:	d0b8      	beq.n	8001412 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014a0:	68ab      	ldr	r3, [r5, #8]
 80014a2:	f023 0303 	bic.w	r3, r3, #3
 80014a6:	4313      	orrs	r3, r2
 80014a8:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80014aa:	f7ff f8ab 	bl	8000604 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ae:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80014b2:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b4:	68ab      	ldr	r3, [r5, #8]
 80014b6:	6862      	ldr	r2, [r4, #4]
 80014b8:	f003 030c 	and.w	r3, r3, #12
 80014bc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80014c0:	d0b3      	beq.n	800142a <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014c2:	f7ff f89f 	bl	8000604 <HAL_GetTick>
 80014c6:	1bc0      	subs	r0, r0, r7
 80014c8:	4540      	cmp	r0, r8
 80014ca:	d9f3      	bls.n	80014b4 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 80014cc:	2003      	movs	r0, #3
}
 80014ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d2:	2a02      	cmp	r2, #2
 80014d4:	d102      	bne.n	80014dc <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014d6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80014da:	e7e0      	b.n	800149e <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014dc:	b912      	cbnz	r2, 80014e4 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014de:	f013 0f02 	tst.w	r3, #2
 80014e2:	e7dc      	b.n	800149e <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014e4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80014e8:	e7d9      	b.n	800149e <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ea:	4a0e      	ldr	r2, [pc, #56]	; (8001524 <HAL_RCC_ClockConfig+0x11c>)
 80014ec:	68a0      	ldr	r0, [r4, #8]
 80014ee:	6893      	ldr	r3, [r2, #8]
 80014f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80014f4:	4303      	orrs	r3, r0
 80014f6:	6093      	str	r3, [r2, #8]
 80014f8:	e79a      	b.n	8001430 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014fa:	6813      	ldr	r3, [r2, #0]
 80014fc:	f023 0307 	bic.w	r3, r3, #7
 8001500:	4333      	orrs	r3, r6
 8001502:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001504:	6813      	ldr	r3, [r2, #0]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	429e      	cmp	r6, r3
 800150c:	d181      	bne.n	8001412 <HAL_RCC_ClockConfig+0xa>
 800150e:	e795      	b.n	800143c <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001510:	68ab      	ldr	r3, [r5, #8]
 8001512:	68e2      	ldr	r2, [r4, #12]
 8001514:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001518:	4313      	orrs	r3, r2
 800151a:	60ab      	str	r3, [r5, #8]
 800151c:	e792      	b.n	8001444 <HAL_RCC_ClockConfig+0x3c>
 800151e:	bf00      	nop
 8001520:	40022000 	.word	0x40022000
 8001524:	40021000 	.word	0x40021000
 8001528:	080039f9 	.word	0x080039f9
 800152c:	20000008 	.word	0x20000008
 8001530:	20000004 	.word	0x20000004

08001534 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001534:	4b05      	ldr	r3, [pc, #20]	; (800154c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001536:	4a06      	ldr	r2, [pc, #24]	; (8001550 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800153e:	5cd3      	ldrb	r3, [r2, r3]
 8001540:	4a04      	ldr	r2, [pc, #16]	; (8001554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001542:	6810      	ldr	r0, [r2, #0]
 8001544:	f003 031f 	and.w	r3, r3, #31
}
 8001548:	40d8      	lsrs	r0, r3
 800154a:	4770      	bx	lr
 800154c:	40021000 	.word	0x40021000
 8001550:	08003a09 	.word	0x08003a09
 8001554:	20000008 	.word	0x20000008

08001558 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001558:	4b05      	ldr	r3, [pc, #20]	; (8001570 <HAL_RCC_GetPCLK2Freq+0x18>)
 800155a:	4a06      	ldr	r2, [pc, #24]	; (8001574 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001562:	5cd3      	ldrb	r3, [r2, r3]
 8001564:	4a04      	ldr	r2, [pc, #16]	; (8001578 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001566:	6810      	ldr	r0, [r2, #0]
 8001568:	f003 031f 	and.w	r3, r3, #31
}
 800156c:	40d8      	lsrs	r0, r3
 800156e:	4770      	bx	lr
 8001570:	40021000 	.word	0x40021000
 8001574:	08003a09 	.word	0x08003a09
 8001578:	20000008 	.word	0x20000008

0800157c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800157c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800157e:	4b44      	ldr	r3, [pc, #272]	; (8001690 <RCCEx_PLLSAI1_Config+0x114>)
 8001580:	68da      	ldr	r2, [r3, #12]
 8001582:	f012 0f03 	tst.w	r2, #3
{
 8001586:	4605      	mov	r5, r0
 8001588:	460e      	mov	r6, r1
 800158a:	461c      	mov	r4, r3
 800158c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800158e:	d039      	beq.n	8001604 <RCCEx_PLLSAI1_Config+0x88>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001590:	68da      	ldr	r2, [r3, #12]
 8001592:	f002 0203 	and.w	r2, r2, #3
 8001596:	4282      	cmp	r2, r0
 8001598:	d14b      	bne.n	8001632 <RCCEx_PLLSAI1_Config+0xb6>
       ||
 800159a:	2a00      	cmp	r2, #0
 800159c:	d049      	beq.n	8001632 <RCCEx_PLLSAI1_Config+0xb6>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800159e:	68db      	ldr	r3, [r3, #12]
       ||
 80015a0:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80015a2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80015a6:	3301      	adds	r3, #1
       ||
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d142      	bne.n	8001632 <RCCEx_PLLSAI1_Config+0xb6>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80015ac:	6823      	ldr	r3, [r4, #0]
 80015ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80015b2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015b4:	f7ff f826 	bl	8000604 <HAL_GetTick>
 80015b8:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	011a      	lsls	r2, r3, #4
 80015be:	d441      	bmi.n	8001644 <RCCEx_PLLSAI1_Config+0xc8>
 80015c0:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80015c2:	2e00      	cmp	r6, #0
 80015c4:	d045      	beq.n	8001652 <RCCEx_PLLSAI1_Config+0xd6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80015c6:	2e01      	cmp	r6, #1
 80015c8:	d14f      	bne.n	800166a <RCCEx_PLLSAI1_Config+0xee>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80015ca:	6922      	ldr	r2, [r4, #16]
 80015cc:	6928      	ldr	r0, [r5, #16]
 80015ce:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80015d2:	0840      	lsrs	r0, r0, #1
 80015d4:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80015d8:	3801      	subs	r0, #1
 80015da:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80015de:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 80015e2:	6122      	str	r2, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80015e4:	6823      	ldr	r3, [r4, #0]
 80015e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015ea:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ec:	f7ff f80a 	bl	8000604 <HAL_GetTick>
 80015f0:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	011b      	lsls	r3, r3, #4
 80015f6:	d545      	bpl.n	8001684 <RCCEx_PLLSAI1_Config+0x108>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80015f8:	6923      	ldr	r3, [r4, #16]
 80015fa:	69aa      	ldr	r2, [r5, #24]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	6123      	str	r3, [r4, #16]
 8001600:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8001604:	2802      	cmp	r0, #2
 8001606:	d010      	beq.n	800162a <RCCEx_PLLSAI1_Config+0xae>
 8001608:	2803      	cmp	r0, #3
 800160a:	d014      	beq.n	8001636 <RCCEx_PLLSAI1_Config+0xba>
 800160c:	2801      	cmp	r0, #1
 800160e:	d110      	bne.n	8001632 <RCCEx_PLLSAI1_Config+0xb6>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	079f      	lsls	r7, r3, #30
 8001614:	d5f5      	bpl.n	8001602 <RCCEx_PLLSAI1_Config+0x86>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001616:	68e3      	ldr	r3, [r4, #12]
 8001618:	686a      	ldr	r2, [r5, #4]
 800161a:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800161e:	3a01      	subs	r2, #1
 8001620:	4318      	orrs	r0, r3
 8001622:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001626:	60e0      	str	r0, [r4, #12]
 8001628:	e7c0      	b.n	80015ac <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001630:	d1f1      	bne.n	8001616 <RCCEx_PLLSAI1_Config+0x9a>
 8001632:	2001      	movs	r0, #1
 8001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	0391      	lsls	r1, r2, #14
 800163a:	d4ec      	bmi.n	8001616 <RCCEx_PLLSAI1_Config+0x9a>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001642:	e7f5      	b.n	8001630 <RCCEx_PLLSAI1_Config+0xb4>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001644:	f7fe ffde 	bl	8000604 <HAL_GetTick>
 8001648:	1bc0      	subs	r0, r0, r7
 800164a:	2802      	cmp	r0, #2
 800164c:	d9b5      	bls.n	80015ba <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 800164e:	2003      	movs	r0, #3
 8001650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001652:	6922      	ldr	r2, [r4, #16]
 8001654:	68e9      	ldr	r1, [r5, #12]
 8001656:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 800165a:	06c9      	lsls	r1, r1, #27
 800165c:	ea41 2307 	orr.w	r3, r1, r7, lsl #8
 8001660:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001664:	4313      	orrs	r3, r2
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001666:	6123      	str	r3, [r4, #16]
 8001668:	e7bc      	b.n	80015e4 <RCCEx_PLLSAI1_Config+0x68>
 800166a:	6923      	ldr	r3, [r4, #16]
 800166c:	6968      	ldr	r0, [r5, #20]
 800166e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001672:	0840      	lsrs	r0, r0, #1
 8001674:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001678:	3801      	subs	r0, #1
 800167a:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 800167e:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001682:	e7f0      	b.n	8001666 <RCCEx_PLLSAI1_Config+0xea>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001684:	f7fe ffbe 	bl	8000604 <HAL_GetTick>
 8001688:	1b80      	subs	r0, r0, r6
 800168a:	2802      	cmp	r0, #2
 800168c:	d9b1      	bls.n	80015f2 <RCCEx_PLLSAI1_Config+0x76>
 800168e:	e7de      	b.n	800164e <RCCEx_PLLSAI1_Config+0xd2>
 8001690:	40021000 	.word	0x40021000

08001694 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001694:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001698:	6805      	ldr	r5, [r0, #0]
 800169a:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 800169e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80016a0:	d00e      	beq.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80016a2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80016a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80016a8:	d053      	beq.n	8001752 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80016aa:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80016ae:	d055      	beq.n	800175c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 80016b0:	2900      	cmp	r1, #0
 80016b2:	d15e      	bne.n	8001772 <HAL_RCCEx_PeriphCLKConfig+0xde>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80016b4:	3004      	adds	r0, #4
 80016b6:	f7ff ff61 	bl	800157c <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 80016ba:	4605      	mov	r5, r0
 80016bc:	2800      	cmp	r0, #0
 80016be:	d04d      	beq.n	800175c <HAL_RCCEx_PeriphCLKConfig+0xc8>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80016c0:	6823      	ldr	r3, [r4, #0]
 80016c2:	039e      	lsls	r6, r3, #14
 80016c4:	d563      	bpl.n	800178e <HAL_RCCEx_PeriphCLKConfig+0xfa>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80016c6:	4e93      	ldr	r6, [pc, #588]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80016c8:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80016ca:	00d8      	lsls	r0, r3, #3
 80016cc:	f140 8116 	bpl.w	80018fc <HAL_RCCEx_PeriphCLKConfig+0x268>
    FlagStatus       pwrclkchanged = RESET;
 80016d0:	2700      	movs	r7, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016d2:	f8df 8244 	ldr.w	r8, [pc, #580]	; 8001918 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80016d6:	f8d8 3000 	ldr.w	r3, [r8]
 80016da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016de:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 80016e2:	f7fe ff8f 	bl	8000604 <HAL_GetTick>
 80016e6:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80016e8:	f8d8 3000 	ldr.w	r3, [r8]
 80016ec:	05d9      	lsls	r1, r3, #23
 80016ee:	d542      	bpl.n	8001776 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    if(ret == HAL_OK)
 80016f0:	2d00      	cmp	r5, #0
 80016f2:	d147      	bne.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80016f4:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80016f8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80016fc:	d014      	beq.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0x94>
 80016fe:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001700:	4293      	cmp	r3, r2
 8001702:	d011      	beq.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0x94>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001704:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001708:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800170c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001710:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001714:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800171c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001720:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001724:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001728:	07da      	lsls	r2, r3, #31
 800172a:	d509      	bpl.n	8001740 <HAL_RCCEx_PeriphCLKConfig+0xac>
        tickstart = HAL_GetTick();
 800172c:	f7fe ff6a 	bl	8000604 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001730:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001734:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001736:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800173a:	079b      	lsls	r3, r3, #30
 800173c:	f140 80c0 	bpl.w	80018c0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001740:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8001744:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800174a:	4313      	orrs	r3, r2
 800174c:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 8001750:	e018      	b.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001752:	4a70      	ldr	r2, [pc, #448]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001754:	68d3      	ldr	r3, [r2, #12]
 8001756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800175a:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800175c:	4a6d      	ldr	r2, [pc, #436]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800175e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001760:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001764:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001768:	430b      	orrs	r3, r1
 800176a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800176e:	2500      	movs	r5, #0
 8001770:	e7a6      	b.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = HAL_ERROR;
 8001772:	2501      	movs	r5, #1
 8001774:	e7a4      	b.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001776:	f7fe ff45 	bl	8000604 <HAL_GetTick>
 800177a:	eba0 0009 	sub.w	r0, r0, r9
 800177e:	2802      	cmp	r0, #2
 8001780:	d9b2      	bls.n	80016e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
        ret = HAL_TIMEOUT;
 8001782:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001784:	b11f      	cbz	r7, 800178e <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001786:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800178c:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800178e:	6823      	ldr	r3, [r4, #0]
 8001790:	07df      	lsls	r7, r3, #31
 8001792:	d508      	bpl.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001794:	495f      	ldr	r1, [pc, #380]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001796:	6a20      	ldr	r0, [r4, #32]
 8001798:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800179c:	f022 0203 	bic.w	r2, r2, #3
 80017a0:	4302      	orrs	r2, r0
 80017a2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80017a6:	079e      	lsls	r6, r3, #30
 80017a8:	d508      	bpl.n	80017bc <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80017aa:	495a      	ldr	r1, [pc, #360]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80017ac:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80017ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80017b2:	f022 020c 	bic.w	r2, r2, #12
 80017b6:	4302      	orrs	r2, r0
 80017b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80017bc:	0698      	lsls	r0, r3, #26
 80017be:	d508      	bpl.n	80017d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80017c0:	4954      	ldr	r1, [pc, #336]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80017c2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80017c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80017c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80017cc:	4302      	orrs	r2, r0
 80017ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80017d2:	0599      	lsls	r1, r3, #22
 80017d4:	d508      	bpl.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80017d6:	494f      	ldr	r1, [pc, #316]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80017d8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80017da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80017de:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80017e2:	4302      	orrs	r2, r0
 80017e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80017e8:	055a      	lsls	r2, r3, #21
 80017ea:	d508      	bpl.n	80017fe <HAL_RCCEx_PeriphCLKConfig+0x16a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80017ec:	4949      	ldr	r1, [pc, #292]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80017ee:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80017f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80017f4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80017f8:	4302      	orrs	r2, r0
 80017fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80017fe:	065f      	lsls	r7, r3, #25
 8001800:	d508      	bpl.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001802:	4944      	ldr	r1, [pc, #272]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001804:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001806:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800180a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800180e:	4302      	orrs	r2, r0
 8001810:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001814:	05de      	lsls	r6, r3, #23
 8001816:	d508      	bpl.n	800182a <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001818:	493e      	ldr	r1, [pc, #248]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800181a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800181c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001820:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001824:	4302      	orrs	r2, r0
 8001826:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800182a:	0498      	lsls	r0, r3, #18
 800182c:	d50f      	bpl.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800182e:	4a39      	ldr	r2, [pc, #228]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001830:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001832:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001836:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800183a:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800183c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001840:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001844:	d144      	bne.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001846:	68d3      	ldr	r3, [r2, #12]
 8001848:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800184c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800184e:	6823      	ldr	r3, [r4, #0]
 8001850:	0359      	lsls	r1, r3, #13
 8001852:	d50f      	bpl.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001854:	4a2f      	ldr	r2, [pc, #188]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8001856:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001858:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800185c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001860:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001862:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001866:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800186a:	d13c      	bne.n	80018e6 <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800186c:	68d3      	ldr	r3, [r2, #12]
 800186e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001872:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	045a      	lsls	r2, r3, #17
 8001878:	d512      	bpl.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800187a:	4926      	ldr	r1, [pc, #152]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800187c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800187e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001882:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001886:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001888:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800188c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001890:	d106      	bne.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001892:	2102      	movs	r1, #2
 8001894:	1d20      	adds	r0, r4, #4
 8001896:	f7ff fe71 	bl	800157c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800189a:	2800      	cmp	r0, #0
 800189c:	bf18      	it	ne
 800189e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80018a0:	6823      	ldr	r3, [r4, #0]
 80018a2:	041b      	lsls	r3, r3, #16
 80018a4:	d508      	bpl.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80018a6:	4a1b      	ldr	r2, [pc, #108]	; (8001914 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80018a8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80018aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80018ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80018b2:	430b      	orrs	r3, r1
 80018b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80018b8:	4628      	mov	r0, r5
 80018ba:	b003      	add	sp, #12
 80018bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018c0:	f7fe fea0 	bl	8000604 <HAL_GetTick>
 80018c4:	eba0 0008 	sub.w	r0, r0, r8
 80018c8:	4548      	cmp	r0, r9
 80018ca:	f67f af34 	bls.w	8001736 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80018ce:	e758      	b.n	8001782 <HAL_RCCEx_PeriphCLKConfig+0xee>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80018d0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80018d4:	d1bb      	bne.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80018d6:	2101      	movs	r1, #1
 80018d8:	1d20      	adds	r0, r4, #4
 80018da:	f7ff fe4f 	bl	800157c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80018de:	2800      	cmp	r0, #0
 80018e0:	bf18      	it	ne
 80018e2:	4605      	movne	r5, r0
 80018e4:	e7b3      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80018e6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80018ea:	d1c3      	bne.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80018ec:	2101      	movs	r1, #1
 80018ee:	1d20      	adds	r0, r4, #4
 80018f0:	f7ff fe44 	bl	800157c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80018f4:	2800      	cmp	r0, #0
 80018f6:	bf18      	it	ne
 80018f8:	4605      	movne	r5, r0
 80018fa:	e7bb      	b.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fc:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80018fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001902:	65b3      	str	r3, [r6, #88]	; 0x58
 8001904:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800190e:	2701      	movs	r7, #1
 8001910:	e6df      	b.n	80016d2 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8001912:	bf00      	nop
 8001914:	40021000 	.word	0x40021000
 8001918:	40007000 	.word	0x40007000

0800191c <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800191c:	4a02      	ldr	r2, [pc, #8]	; (8001928 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 800191e:	6813      	ldr	r3, [r2, #0]
 8001920:	f043 0304 	orr.w	r3, r3, #4
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4770      	bx	lr
 8001928:	40021000 	.word	0x40021000

0800192c <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800192c:	6803      	ldr	r3, [r0, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001934:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	f022 0201 	bic.w	r2, r2, #1
 800193c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800193e:	2320      	movs	r3, #32
 8001940:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001942:	2300      	movs	r3, #0
 8001944:	6603      	str	r3, [r0, #96]	; 0x60
 8001946:	4770      	bx	lr

08001948 <HAL_UART_TxCpltCallback>:
 8001948:	4770      	bx	lr

0800194a <HAL_UART_ErrorCallback>:
 800194a:	4770      	bx	lr

0800194c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800194c:	6803      	ldr	r3, [r0, #0]
 800194e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001950:	6819      	ldr	r1, [r3, #0]
{
 8001952:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8001954:	f640 060f 	movw	r6, #2063	; 0x80f
 8001958:	4232      	tst	r2, r6
{
 800195a:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800195c:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800195e:	d10a      	bne.n	8001976 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001960:	0696      	lsls	r6, r2, #26
 8001962:	d570      	bpl.n	8001a46 <HAL_UART_IRQHandler+0xfa>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001964:	068e      	lsls	r6, r1, #26
 8001966:	d56e      	bpl.n	8001a46 <HAL_UART_IRQHandler+0xfa>
      if (huart->RxISR != NULL)
 8001968:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 808e 	beq.w	8001a8c <HAL_UART_IRQHandler+0x140>
}
 8001970:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8001974:	4718      	bx	r3
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001976:	f015 0001 	ands.w	r0, r5, #1
 800197a:	d102      	bne.n	8001982 <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800197c:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001980:	d061      	beq.n	8001a46 <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001982:	07d6      	lsls	r6, r2, #31
 8001984:	d507      	bpl.n	8001996 <HAL_UART_IRQHandler+0x4a>
 8001986:	05cd      	lsls	r5, r1, #23
 8001988:	d505      	bpl.n	8001996 <HAL_UART_IRQHandler+0x4a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800198a:	2501      	movs	r5, #1
 800198c:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800198e:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8001990:	f045 0501 	orr.w	r5, r5, #1
 8001994:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001996:	0796      	lsls	r6, r2, #30
 8001998:	d506      	bpl.n	80019a8 <HAL_UART_IRQHandler+0x5c>
 800199a:	b128      	cbz	r0, 80019a8 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800199c:	2502      	movs	r5, #2
 800199e:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80019a0:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 80019a2:	f045 0504 	orr.w	r5, r5, #4
 80019a6:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80019a8:	0755      	lsls	r5, r2, #29
 80019aa:	d506      	bpl.n	80019ba <HAL_UART_IRQHandler+0x6e>
 80019ac:	b128      	cbz	r0, 80019ba <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80019ae:	2504      	movs	r5, #4
 80019b0:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80019b2:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 80019b4:	f045 0502 	orr.w	r5, r5, #2
 80019b8:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80019ba:	0716      	lsls	r6, r2, #28
 80019bc:	d508      	bpl.n	80019d0 <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80019be:	068d      	lsls	r5, r1, #26
 80019c0:	d400      	bmi.n	80019c4 <HAL_UART_IRQHandler+0x78>
 80019c2:	b128      	cbz	r0, 80019d0 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80019c4:	2008      	movs	r0, #8
 80019c6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80019c8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80019ca:	f040 0008 	orr.w	r0, r0, #8
 80019ce:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80019d0:	0510      	lsls	r0, r2, #20
 80019d2:	d508      	bpl.n	80019e6 <HAL_UART_IRQHandler+0x9a>
 80019d4:	014e      	lsls	r6, r1, #5
 80019d6:	d506      	bpl.n	80019e6 <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80019d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80019dc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80019de:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80019e0:	f043 0320 	orr.w	r3, r3, #32
 80019e4:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80019e6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d04f      	beq.n	8001a8c <HAL_UART_IRQHandler+0x140>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80019ec:	0695      	lsls	r5, r2, #26
 80019ee:	d505      	bpl.n	80019fc <HAL_UART_IRQHandler+0xb0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80019f0:	0688      	lsls	r0, r1, #26
 80019f2:	d503      	bpl.n	80019fc <HAL_UART_IRQHandler+0xb0>
        if (huart->RxISR != NULL)
 80019f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80019f6:	b10b      	cbz	r3, 80019fc <HAL_UART_IRQHandler+0xb0>
          huart->RxISR(huart);
 80019f8:	4620      	mov	r0, r4
 80019fa:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80019fc:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 80019fe:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001a00:	6892      	ldr	r2, [r2, #8]
 8001a02:	0651      	lsls	r1, r2, #25
        UART_EndRxTransfer(huart);
 8001a04:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001a06:	d402      	bmi.n	8001a0e <HAL_UART_IRQHandler+0xc2>
 8001a08:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 8001a0c:	d017      	beq.n	8001a3e <HAL_UART_IRQHandler+0xf2>
        UART_EndRxTransfer(huart);
 8001a0e:	f7ff ff8d 	bl	800192c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a12:	6823      	ldr	r3, [r4, #0]
 8001a14:	689a      	ldr	r2, [r3, #8]
 8001a16:	0652      	lsls	r2, r2, #25
 8001a18:	d50d      	bpl.n	8001a36 <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a1a:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8001a1c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a22:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8001a24:	b138      	cbz	r0, 8001a36 <HAL_UART_IRQHandler+0xea>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <HAL_UART_IRQHandler+0x144>)
 8001a28:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001a2a:	f7fe fe6f 	bl	800070c <HAL_DMA_Abort_IT>
 8001a2e:	b368      	cbz	r0, 8001a8c <HAL_UART_IRQHandler+0x140>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001a30:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001a32:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001a34:	e79c      	b.n	8001970 <HAL_UART_IRQHandler+0x24>
            HAL_UART_ErrorCallback(huart);
 8001a36:	4620      	mov	r0, r4
 8001a38:	f7ff ff87 	bl	800194a <HAL_UART_ErrorCallback>
 8001a3c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001a3e:	f7ff ff84 	bl	800194a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a42:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001a44:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001a46:	02d6      	lsls	r6, r2, #11
 8001a48:	d509      	bpl.n	8001a5e <HAL_UART_IRQHandler+0x112>
 8001a4a:	0268      	lsls	r0, r5, #9
 8001a4c:	d507      	bpl.n	8001a5e <HAL_UART_IRQHandler+0x112>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001a4e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8001a52:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001a54:	621a      	str	r2, [r3, #32]
}
 8001a56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8001a5a:	f000 ba94 	b.w	8001f86 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001a5e:	0616      	lsls	r6, r2, #24
 8001a60:	d505      	bpl.n	8001a6e <HAL_UART_IRQHandler+0x122>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001a62:	060d      	lsls	r5, r1, #24
 8001a64:	d503      	bpl.n	8001a6e <HAL_UART_IRQHandler+0x122>
    if (huart->TxISR != NULL)
 8001a66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a68:	b183      	cbz	r3, 8001a8c <HAL_UART_IRQHandler+0x140>
      huart->TxISR(huart);
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	e780      	b.n	8001970 <HAL_UART_IRQHandler+0x24>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001a6e:	0650      	lsls	r0, r2, #25
 8001a70:	d50c      	bpl.n	8001a8c <HAL_UART_IRQHandler+0x140>
 8001a72:	064a      	lsls	r2, r1, #25
 8001a74:	d50a      	bpl.n	8001a8c <HAL_UART_IRQHandler+0x140>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a7c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001a7e:	2320      	movs	r3, #32
 8001a80:	6763      	str	r3, [r4, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	6663      	str	r3, [r4, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001a86:	4620      	mov	r0, r4
 8001a88:	f7ff ff5e 	bl	8001948 <HAL_UART_TxCpltCallback>
 8001a8c:	bd70      	pop	{r4, r5, r6, pc}
 8001a8e:	bf00      	nop
 8001a90:	08001a95 	.word	0x08001a95

08001a94 <UART_DMAAbortOnError>:
{
 8001a94:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001a96:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001a9e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8001aa2:	f7ff ff52 	bl	800194a <HAL_UART_ErrorCallback>
 8001aa6:	bd08      	pop	{r3, pc}

08001aa8 <UART_SetConfig>:
  if (UART_INSTANCE_LOWPOWER(huart))
 8001aa8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001aaa:	69c1      	ldr	r1, [r0, #28]
{
 8001aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aae:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ab0:	6883      	ldr	r3, [r0, #8]
 8001ab2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ab4:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ab6:	4303      	orrs	r3, r0
 8001ab8:	6960      	ldr	r0, [r4, #20]
 8001aba:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001abc:	4882      	ldr	r0, [pc, #520]	; (8001cc8 <UART_SetConfig+0x220>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001abe:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ac0:	4028      	ands	r0, r5
 8001ac2:	4303      	orrs	r3, r0
 8001ac4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ac6:	6853      	ldr	r3, [r2, #4]
 8001ac8:	68e0      	ldr	r0, [r4, #12]
 8001aca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ace:	4303      	orrs	r3, r0
 8001ad0:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001ad2:	4b7e      	ldr	r3, [pc, #504]	; (8001ccc <UART_SetConfig+0x224>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ad4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001ad6:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8001ad8:	bf1c      	itt	ne
 8001ada:	6a23      	ldrne	r3, [r4, #32]
 8001adc:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001ade:	6893      	ldr	r3, [r2, #8]
 8001ae0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001ae4:	4303      	orrs	r3, r0
 8001ae6:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ae8:	4b79      	ldr	r3, [pc, #484]	; (8001cd0 <UART_SetConfig+0x228>)
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d114      	bne.n	8001b18 <UART_SetConfig+0x70>
 8001aee:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001af2:	4a78      	ldr	r2, [pc, #480]	; (8001cd4 <UART_SetConfig+0x22c>)
 8001af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001af8:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001afc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001b00:	5cd3      	ldrb	r3, [r2, r3]
 8001b02:	f040 80aa 	bne.w	8001c5a <UART_SetConfig+0x1b2>
    switch (clocksource)
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d820      	bhi.n	8001b4c <UART_SetConfig+0xa4>
 8001b0a:	e8df f003 	tbb	[pc, r3]
 8001b0e:	8f77      	.short	0x8f77
 8001b10:	1f9b1f92 	.word	0x1f9b1f92
 8001b14:	1f1f      	.short	0x1f1f
 8001b16:	9e          	.byte	0x9e
 8001b17:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b18:	4b6f      	ldr	r3, [pc, #444]	; (8001cd8 <UART_SetConfig+0x230>)
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d107      	bne.n	8001b2e <UART_SetConfig+0x86>
 8001b1e:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001b22:	4a6e      	ldr	r2, [pc, #440]	; (8001cdc <UART_SetConfig+0x234>)
 8001b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	e7e6      	b.n	8001afc <UART_SetConfig+0x54>
 8001b2e:	4b67      	ldr	r3, [pc, #412]	; (8001ccc <UART_SetConfig+0x224>)
 8001b30:	429a      	cmp	r2, r3
 8001b32:	f040 80c2 	bne.w	8001cba <UART_SetConfig+0x212>
 8001b36:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8001b3a:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8001b3e:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 8001b42:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8001b46:	d02a      	beq.n	8001b9e <UART_SetConfig+0xf6>
 8001b48:	d806      	bhi.n	8001b58 <UART_SetConfig+0xb0>
 8001b4a:	b315      	cbz	r5, 8001b92 <UART_SetConfig+0xea>
        ret = HAL_ERROR;
 8001b4c:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001b52:	6663      	str	r3, [r4, #100]	; 0x64
}
 8001b54:	4610      	mov	r0, r2
 8001b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b58:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8001b5c:	d006      	beq.n	8001b6c <UART_SetConfig+0xc4>
 8001b5e:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 8001b62:	d1f3      	bne.n	8001b4c <UART_SetConfig+0xa4>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001b64:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b68:	2508      	movs	r5, #8
 8001b6a:	e001      	b.n	8001b70 <UART_SetConfig+0xc8>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001b6c:	485c      	ldr	r0, [pc, #368]	; (8001ce0 <UART_SetConfig+0x238>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b6e:	2502      	movs	r5, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001b70:	6862      	ldr	r2, [r4, #4]
 8001b72:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8001b76:	4283      	cmp	r3, r0
 8001b78:	d8e8      	bhi.n	8001b4c <UART_SetConfig+0xa4>
 8001b7a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001b7e:	d8e5      	bhi.n	8001b4c <UART_SetConfig+0xa4>
        switch (clocksource)
 8001b80:	2d08      	cmp	r5, #8
 8001b82:	d838      	bhi.n	8001bf6 <UART_SetConfig+0x14e>
 8001b84:	e8df f005 	tbb	[pc, r5]
 8001b88:	3726370f 	.word	0x3726370f
 8001b8c:	3737372e 	.word	0x3737372e
 8001b90:	31          	.byte	0x31
 8001b91:	00          	.byte	0x00
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001b92:	f7ff fccf 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 8001b96:	2800      	cmp	r0, #0
 8001b98:	d1ea      	bne.n	8001b70 <UART_SetConfig+0xc8>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	e7d7      	b.n	8001b4e <UART_SetConfig+0xa6>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001b9e:	f7ff f93b 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
        break;
 8001ba2:	2504      	movs	r5, #4
 8001ba4:	e7f7      	b.n	8001b96 <UART_SetConfig+0xee>
            pclk = HAL_RCC_GetPCLK1Freq();
 8001ba6:	f7ff fcc5 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001baa:	6862      	ldr	r2, [r4, #4]
 8001bac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bb0:	0856      	lsrs	r6, r2, #1
 8001bb2:	2700      	movs	r7, #0
 8001bb4:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001bb8:	2300      	movs	r3, #0
 8001bba:	4630      	mov	r0, r6
 8001bbc:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001bbe:	f7fe fb57 	bl	8000270 <__aeabi_uldivmod>
            break;
 8001bc2:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001bc4:	4b47      	ldr	r3, [pc, #284]	; (8001ce4 <UART_SetConfig+0x23c>)
 8001bc6:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001bca:	4299      	cmp	r1, r3
 8001bcc:	d8be      	bhi.n	8001b4c <UART_SetConfig+0xa4>
          huart->Instance->BRR = usartdiv;
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	60d8      	str	r0, [r3, #12]
 8001bd2:	e7bc      	b.n	8001b4e <UART_SetConfig+0xa6>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001bd4:	4844      	ldr	r0, [pc, #272]	; (8001ce8 <UART_SetConfig+0x240>)
 8001bd6:	0855      	lsrs	r5, r2, #1
 8001bd8:	2300      	movs	r3, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001bde:	f141 0100 	adc.w	r1, r1, #0
 8001be2:	e7ec      	b.n	8001bbe <UART_SetConfig+0x116>
            pclk = HAL_RCC_GetSysClockFreq();
 8001be4:	f7ff f918 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
 8001be8:	e7df      	b.n	8001baa <UART_SetConfig+0x102>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001bea:	0850      	lsrs	r0, r2, #1
 8001bec:	2100      	movs	r1, #0
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001bf4:	e7f3      	b.n	8001bde <UART_SetConfig+0x136>
            ret = HAL_ERROR;
 8001bf6:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	e7e3      	b.n	8001bc4 <UART_SetConfig+0x11c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001bfc:	f7ff fc9a 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001c00:	6861      	ldr	r1, [r4, #4]
 8001c02:	084a      	lsrs	r2, r1, #1
 8001c04:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001c08:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c0c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c0e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c10:	f1a3 0010 	sub.w	r0, r3, #16
 8001c14:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001c18:	4288      	cmp	r0, r1
 8001c1a:	d897      	bhi.n	8001b4c <UART_SetConfig+0xa4>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c1c:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8001c20:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c22:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001c26:	430b      	orrs	r3, r1
 8001c28:	60c3      	str	r3, [r0, #12]
 8001c2a:	e790      	b.n	8001b4e <UART_SetConfig+0xa6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001c2c:	f7ff fc94 	bl	8001558 <HAL_RCC_GetPCLK2Freq>
 8001c30:	e7e6      	b.n	8001c00 <UART_SetConfig+0x158>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001c32:	6860      	ldr	r0, [r4, #4]
 8001c34:	0843      	lsrs	r3, r0, #1
 8001c36:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8001c3a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c3e:	fbb3 f3f0 	udiv	r3, r3, r0
 8001c42:	e7e3      	b.n	8001c0c <UART_SetConfig+0x164>
        pclk = HAL_RCC_GetSysClockFreq();
 8001c44:	f7ff f8e8 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
 8001c48:	e7da      	b.n	8001c00 <UART_SetConfig+0x158>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c4a:	6860      	ldr	r0, [r4, #4]
 8001c4c:	0843      	lsrs	r3, r0, #1
 8001c4e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001c52:	e7f4      	b.n	8001c3e <UART_SetConfig+0x196>
        ret = HAL_ERROR;
 8001c54:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e7da      	b.n	8001c10 <UART_SetConfig+0x168>
    switch (clocksource)
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d830      	bhi.n	8001cc0 <UART_SetConfig+0x218>
 8001c5e:	e8df f003 	tbb	[pc, r3]
 8001c62:	1805      	.short	0x1805
 8001c64:	2f242f1b 	.word	0x2f242f1b
 8001c68:	2f2f      	.short	0x2f2f
 8001c6a:	27          	.byte	0x27
 8001c6b:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c6c:	f7ff fc62 	bl	8001534 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001c70:	6862      	ldr	r2, [r4, #4]
 8001c72:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001c76:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c7a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c7c:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c7e:	f1a3 0010 	sub.w	r0, r3, #16
 8001c82:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001c86:	4288      	cmp	r0, r1
 8001c88:	f63f af60 	bhi.w	8001b4c <UART_SetConfig+0xa4>
      huart->Instance->BRR = usartdiv;
 8001c8c:	6821      	ldr	r1, [r4, #0]
 8001c8e:	60cb      	str	r3, [r1, #12]
 8001c90:	e75d      	b.n	8001b4e <UART_SetConfig+0xa6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001c92:	f7ff fc61 	bl	8001558 <HAL_RCC_GetPCLK2Freq>
 8001c96:	e7eb      	b.n	8001c70 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001c98:	6860      	ldr	r0, [r4, #4]
 8001c9a:	0843      	lsrs	r3, r0, #1
 8001c9c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001ca0:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001ca4:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ca8:	e7e7      	b.n	8001c7a <UART_SetConfig+0x1d2>
        pclk = HAL_RCC_GetSysClockFreq();
 8001caa:	f7ff f8b5 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
 8001cae:	e7df      	b.n	8001c70 <UART_SetConfig+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001cb0:	6860      	ldr	r0, [r4, #4]
 8001cb2:	0843      	lsrs	r3, r0, #1
 8001cb4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001cb8:	e7f4      	b.n	8001ca4 <UART_SetConfig+0x1fc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cba:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001cbe:	d0c9      	beq.n	8001c54 <UART_SetConfig+0x1ac>
        ret = HAL_ERROR;
 8001cc0:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e7db      	b.n	8001c7e <UART_SetConfig+0x1d6>
 8001cc6:	bf00      	nop
 8001cc8:	efff69f3 	.word	0xefff69f3
 8001ccc:	40008000 	.word	0x40008000
 8001cd0:	40013800 	.word	0x40013800
 8001cd4:	08003738 	.word	0x08003738
 8001cd8:	40004400 	.word	0x40004400
 8001cdc:	0800373c 	.word	0x0800373c
 8001ce0:	00f42400 	.word	0x00f42400
 8001ce4:	000ffcff 	.word	0x000ffcff
 8001ce8:	f4240000 	.word	0xf4240000

08001cec <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001cec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001cee:	07da      	lsls	r2, r3, #31
{
 8001cf0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001cf2:	d506      	bpl.n	8001d02 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001cf4:	6801      	ldr	r1, [r0, #0]
 8001cf6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001cf8:	684a      	ldr	r2, [r1, #4]
 8001cfa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001cfe:	4322      	orrs	r2, r4
 8001d00:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001d02:	079c      	lsls	r4, r3, #30
 8001d04:	d506      	bpl.n	8001d14 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001d06:	6801      	ldr	r1, [r0, #0]
 8001d08:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001d0a:	684a      	ldr	r2, [r1, #4]
 8001d0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d10:	4322      	orrs	r2, r4
 8001d12:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001d14:	0759      	lsls	r1, r3, #29
 8001d16:	d506      	bpl.n	8001d26 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001d18:	6801      	ldr	r1, [r0, #0]
 8001d1a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001d1c:	684a      	ldr	r2, [r1, #4]
 8001d1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d22:	4322      	orrs	r2, r4
 8001d24:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001d26:	071a      	lsls	r2, r3, #28
 8001d28:	d506      	bpl.n	8001d38 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001d2a:	6801      	ldr	r1, [r0, #0]
 8001d2c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001d2e:	684a      	ldr	r2, [r1, #4]
 8001d30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d34:	4322      	orrs	r2, r4
 8001d36:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001d38:	06dc      	lsls	r4, r3, #27
 8001d3a:	d506      	bpl.n	8001d4a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001d3c:	6801      	ldr	r1, [r0, #0]
 8001d3e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001d40:	688a      	ldr	r2, [r1, #8]
 8001d42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d46:	4322      	orrs	r2, r4
 8001d48:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001d4a:	0699      	lsls	r1, r3, #26
 8001d4c:	d506      	bpl.n	8001d5c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001d4e:	6801      	ldr	r1, [r0, #0]
 8001d50:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001d52:	688a      	ldr	r2, [r1, #8]
 8001d54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d58:	4322      	orrs	r2, r4
 8001d5a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001d5c:	065a      	lsls	r2, r3, #25
 8001d5e:	d50f      	bpl.n	8001d80 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001d60:	6801      	ldr	r1, [r0, #0]
 8001d62:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001d64:	684a      	ldr	r2, [r1, #4]
 8001d66:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001d6a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001d6c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001d70:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001d72:	d105      	bne.n	8001d80 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001d74:	684a      	ldr	r2, [r1, #4]
 8001d76:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001d78:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001d7c:	4322      	orrs	r2, r4
 8001d7e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001d80:	061b      	lsls	r3, r3, #24
 8001d82:	d506      	bpl.n	8001d92 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001d84:	6802      	ldr	r2, [r0, #0]
 8001d86:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001d88:	6853      	ldr	r3, [r2, #4]
 8001d8a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001d8e:	430b      	orrs	r3, r1
 8001d90:	6053      	str	r3, [r2, #4]
 8001d92:	bd10      	pop	{r4, pc}

08001d94 <UART_WaitOnFlagUntilTimeout>:
{
 8001d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d98:	9d06      	ldr	r5, [sp, #24]
 8001d9a:	4604      	mov	r4, r0
 8001d9c:	460f      	mov	r7, r1
 8001d9e:	4616      	mov	r6, r2
 8001da0:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001da2:	6821      	ldr	r1, [r4, #0]
 8001da4:	69ca      	ldr	r2, [r1, #28]
 8001da6:	ea37 0302 	bics.w	r3, r7, r2
 8001daa:	bf0c      	ite	eq
 8001dac:	2201      	moveq	r2, #1
 8001dae:	2200      	movne	r2, #0
 8001db0:	42b2      	cmp	r2, r6
 8001db2:	d002      	beq.n	8001dba <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001db4:	2000      	movs	r0, #0
}
 8001db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001dba:	1c68      	adds	r0, r5, #1
 8001dbc:	d0f2      	beq.n	8001da4 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dbe:	f7fe fc21 	bl	8000604 <HAL_GetTick>
 8001dc2:	eba0 0008 	sub.w	r0, r0, r8
 8001dc6:	4285      	cmp	r5, r0
 8001dc8:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dca:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dcc:	d300      	bcc.n	8001dd0 <UART_WaitOnFlagUntilTimeout+0x3c>
 8001dce:	b97d      	cbnz	r5, 8001df0 <UART_WaitOnFlagUntilTimeout+0x5c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001dd4:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dd6:	6883      	ldr	r3, [r0, #8]
 8001dd8:	f023 0301 	bic.w	r3, r3, #1
 8001ddc:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001dde:	2320      	movs	r3, #32
 8001de0:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001de2:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 8001de4:	2300      	movs	r3, #0
 8001de6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8001dea:	2003      	movs	r0, #3
 8001dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001df0:	075a      	lsls	r2, r3, #29
 8001df2:	d5d6      	bpl.n	8001da2 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001df4:	69c3      	ldr	r3, [r0, #28]
 8001df6:	051b      	lsls	r3, r3, #20
 8001df8:	d5d3      	bpl.n	8001da2 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001dfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dfe:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e00:	6803      	ldr	r3, [r0, #0]
 8001e02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001e06:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e08:	6883      	ldr	r3, [r0, #8]
 8001e0a:	f023 0301 	bic.w	r3, r3, #1
 8001e0e:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 8001e10:	2320      	movs	r3, #32
 8001e12:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001e14:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001e16:	67e3      	str	r3, [r4, #124]	; 0x7c
 8001e18:	e7e4      	b.n	8001de4 <UART_WaitOnFlagUntilTimeout+0x50>

08001e1a <HAL_UART_Transmit>:
{
 8001e1a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001e1e:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001e20:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001e22:	2b20      	cmp	r3, #32
{
 8001e24:	4604      	mov	r4, r0
 8001e26:	460e      	mov	r6, r1
 8001e28:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001e2a:	d14c      	bne.n	8001ec6 <HAL_UART_Transmit+0xac>
    if ((pData == NULL) || (Size == 0U))
 8001e2c:	2900      	cmp	r1, #0
 8001e2e:	d048      	beq.n	8001ec2 <HAL_UART_Transmit+0xa8>
 8001e30:	2a00      	cmp	r2, #0
 8001e32:	d046      	beq.n	8001ec2 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 8001e34:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d044      	beq.n	8001ec6 <HAL_UART_Transmit+0xac>
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e42:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e44:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e46:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e48:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8001e4a:	f7fe fbdb 	bl	8000604 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e4e:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8001e50:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8001e58:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 8001e5a:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e5e:	d103      	bne.n	8001e68 <HAL_UART_Transmit+0x4e>
 8001e60:	6923      	ldr	r3, [r4, #16]
 8001e62:	b90b      	cbnz	r3, 8001e68 <HAL_UART_Transmit+0x4e>
 8001e64:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8001e66:	461e      	mov	r6, r3
    __HAL_UNLOCK(huart);
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 8001e6e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e72:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8001e76:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e78:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8001e7a:	b93a      	cbnz	r2, 8001e8c <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e7c:	2140      	movs	r1, #64	; 0x40
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f7ff ff88 	bl	8001d94 <UART_WaitOnFlagUntilTimeout>
 8001e84:	b940      	cbnz	r0, 8001e98 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8001e86:	2320      	movs	r3, #32
 8001e88:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 8001e8a:	e006      	b.n	8001e9a <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2180      	movs	r1, #128	; 0x80
 8001e90:	4620      	mov	r0, r4
 8001e92:	f7ff ff7f 	bl	8001d94 <UART_WaitOnFlagUntilTimeout>
 8001e96:	b118      	cbz	r0, 8001ea0 <HAL_UART_Transmit+0x86>
        return HAL_TIMEOUT;
 8001e98:	2003      	movs	r0, #3
}
 8001e9a:	b003      	add	sp, #12
 8001e9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ea0:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8001ea2:	b95e      	cbnz	r6, 8001ebc <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ea4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001ea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001eac:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8001eae:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8001eba:	e7d8      	b.n	8001e6e <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ebc:	f816 3b01 	ldrb.w	r3, [r6], #1
 8001ec0:	e7f4      	b.n	8001eac <HAL_UART_Transmit+0x92>
      return  HAL_ERROR;
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	e7e9      	b.n	8001e9a <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 8001ec6:	2002      	movs	r0, #2
 8001ec8:	e7e7      	b.n	8001e9a <HAL_UART_Transmit+0x80>

08001eca <UART_CheckIdleState>:
{
 8001eca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001ecc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ece:	2600      	movs	r6, #0
 8001ed0:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001ed2:	f7fe fb97 	bl	8000604 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001ed6:	6823      	ldr	r3, [r4, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8001edc:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001ede:	d415      	bmi.n	8001f0c <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001ee0:	6823      	ldr	r3, [r4, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	075b      	lsls	r3, r3, #29
 8001ee6:	d50a      	bpl.n	8001efe <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ee8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	462b      	mov	r3, r5
 8001ef2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	f7ff ff4c 	bl	8001d94 <UART_WaitOnFlagUntilTimeout>
 8001efc:	b990      	cbnz	r0, 8001f24 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8001efe:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001f00:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001f02:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8001f04:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8001f08:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8001f0a:	e00c      	b.n	8001f26 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	4632      	mov	r2, r6
 8001f14:	4603      	mov	r3, r0
 8001f16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001f1a:	4620      	mov	r0, r4
 8001f1c:	f7ff ff3a 	bl	8001d94 <UART_WaitOnFlagUntilTimeout>
 8001f20:	2800      	cmp	r0, #0
 8001f22:	d0dd      	beq.n	8001ee0 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001f24:	2003      	movs	r0, #3
}
 8001f26:	b002      	add	sp, #8
 8001f28:	bd70      	pop	{r4, r5, r6, pc}

08001f2a <HAL_UART_Init>:
{
 8001f2a:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001f2c:	4604      	mov	r4, r0
 8001f2e:	b340      	cbz	r0, 8001f82 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001f30:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001f32:	b91b      	cbnz	r3, 8001f3c <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8001f34:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001f38:	f000 fb64 	bl	8002604 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001f3c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001f3e:	2324      	movs	r3, #36	; 0x24
 8001f40:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001f42:	6813      	ldr	r3, [r2, #0]
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f4a:	4620      	mov	r0, r4
 8001f4c:	f7ff fdac 	bl	8001aa8 <UART_SetConfig>
 8001f50:	2801      	cmp	r0, #1
 8001f52:	d016      	beq.n	8001f82 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f56:	b113      	cbz	r3, 8001f5e <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8001f58:	4620      	mov	r0, r4
 8001f5a:	f7ff fec7 	bl	8001cec <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f5e:	6823      	ldr	r3, [r4, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f6e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001f76:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001f78:	601a      	str	r2, [r3, #0]
}
 8001f7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001f7e:	f7ff bfa4 	b.w	8001eca <UART_CheckIdleState>
}
 8001f82:	2001      	movs	r0, #1
 8001f84:	bd10      	pop	{r4, pc}

08001f86 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8001f86:	4770      	bx	lr

08001f88 <gm25qxx_read_id>:
/**
 * @brief Manufacture IDDevice ID.
 * @retval uint16_tID. 8Manufacture ID8Device ID
 */
uint16_t gm25qxx_read_id(void)
{
 8001f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	 *          0x90    1
	 *          0x00    1
	 *  DummyCycles 0x00
	 *                  1
	 */
	QSPI_Send_CMD(NOR_FLASH_MANUFACTURER_DEVICE_ID, 0, 0,
 8001f8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f96:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fa0:	4611      	mov	r1, r2
 8001fa2:	2090      	movs	r0, #144	; 0x90
 8001fa4:	f000 fa8e 	bl	80024c4 <QSPI_Send_CMD>
	/**
	 *  
	 *  Byte: Manufacture ID
	 *  Byte: Device ID
	 */
	QSPI_Receive(buf, 2);
 8001fa8:	2102      	movs	r1, #2
 8001faa:	a804      	add	r0, sp, #16
 8001fac:	f000 faa6 	bl	80024fc <QSPI_Receive>
	printf("ID %02x%02x\n", buf[0], buf[1]);
 8001fb0:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8001fb4:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8001fb8:	4805      	ldr	r0, [pc, #20]	; (8001fd0 <gm25qxx_read_id+0x48>)
 8001fba:	f000 fc55 	bl	8002868 <iprintf>
	/* uint6_t */
	m_device_id = (buf[0] << 8) | buf[1];
 8001fbe:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001fc2:	f89d 3011 	ldrb.w	r3, [sp, #17]
	return m_device_id;
}
 8001fc6:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8001fca:	b007      	add	sp, #28
 8001fcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fd0:	080037c2 	.word	0x080037c2

08001fd4 <gm25qxx_read_sr>:
 * @brief .
 * @param index  1 2 3
 * @retval 
 */
uint8_t gm25qxx_read_sr(uint8_t index)
{
 8001fd4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t byte = 0, command = NOR_FLASH_READ_STATUS_REG_1;
	switch (index)
 8001fd6:	2802      	cmp	r0, #2
	uint8_t byte = 0, command = NOR_FLASH_READ_STATUS_REG_1;
 8001fd8:	f04f 0300 	mov.w	r3, #0
 8001fdc:	f88d 3017 	strb.w	r3, [sp, #23]
	switch (index)
 8001fe0:	d018      	beq.n	8002014 <gm25qxx_read_sr+0x40>
	uint8_t byte = 0, command = NOR_FLASH_READ_STATUS_REG_1;
 8001fe2:	2803      	cmp	r0, #3
 8001fe4:	bf0c      	ite	eq
 8001fe6:	2015      	moveq	r0, #21
 8001fe8:	2005      	movne	r0, #5
	 *          0x05/0x35/0x15    1
	 *          0x00              1
	 *  DummyCycles 0x00
	 *                            1
	 */
	QSPI_Send_CMD(command, 0, 0, QSPI_INSTRUCTION_1_LINE, QSPI_ADDRESS_NONE,
 8001fea:	2200      	movs	r2, #0
 8001fec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ff0:	4611      	mov	r1, r2
 8001ff2:	9302      	str	r3, [sp, #8]
 8001ff4:	9201      	str	r2, [sp, #4]
 8001ff6:	9200      	str	r2, [sp, #0]
 8001ff8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ffc:	f000 fa62 	bl	80024c4 <QSPI_Send_CMD>
				  QSPI_ADDRESS_8_BITS, QSPI_DATA_1_LINE);

	/* */
	QSPI_Receive(&byte, 1);
 8002000:	2101      	movs	r1, #1
 8002002:	f10d 0017 	add.w	r0, sp, #23
 8002006:	f000 fa79 	bl	80024fc <QSPI_Receive>
	return byte;
}
 800200a:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800200e:	b007      	add	sp, #28
 8002010:	f85d fb04 	ldr.w	pc, [sp], #4
		command = NOR_FLASH_READ_STATUS_REG_2; //2
 8002014:	2035      	movs	r0, #53	; 0x35
 8002016:	e7e8      	b.n	8001fea <gm25qxx_read_sr+0x16>

08002018 <gm25qxx_read_all_sr>:
{
 8002018:	b570      	push	{r4, r5, r6, lr}
	reg[0] = gm25qxx_read_sr(1);
 800201a:	2001      	movs	r0, #1
 800201c:	f7ff ffda 	bl	8001fd4 <gm25qxx_read_sr>
 8002020:	4604      	mov	r4, r0
	reg[1] = gm25qxx_read_sr(2);
 8002022:	2002      	movs	r0, #2
 8002024:	f7ff ffd6 	bl	8001fd4 <gm25qxx_read_sr>
 8002028:	4605      	mov	r5, r0
	reg[2] = gm25qxx_read_sr(3);
 800202a:	2003      	movs	r0, #3
 800202c:	f7ff ffd2 	bl	8001fd4 <gm25qxx_read_sr>
	printf("SR1 0x%02x  SR2 0x%02x  SR3 0x%02x\n", reg[0], reg[1], reg[2]);
 8002030:	462a      	mov	r2, r5
 8002032:	4603      	mov	r3, r0
 8002034:	4621      	mov	r1, r4
 8002036:	4802      	ldr	r0, [pc, #8]	; (8002040 <gm25qxx_read_all_sr+0x28>)
}
 8002038:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("SR1 0x%02x  SR2 0x%02x  SR3 0x%02x\n", reg[0], reg[1], reg[2]);
 800203c:	f000 bc14 	b.w	8002868 <iprintf>
 8002040:	0800379e 	.word	0x0800379e

08002044 <gm25qxx_get_mode>:
	}
	m_work_mode = NOR_SPI_MODE;
}

void gm25qxx_get_mode(void)
{
 8002044:	b508      	push	{r3, lr}
	uint8_t reg;
	reg = gm25qxx_read_sr(2);
 8002046:	2002      	movs	r0, #2
 8002048:	f7ff ffc4 	bl	8001fd4 <gm25qxx_read_sr>
 800204c:	4b06      	ldr	r3, [pc, #24]	; (8002068 <gm25qxx_get_mode+0x24>)
	if ((reg & ENABLE_QSPI_BIT_MASK) == ENABLE_QSPI_BIT_MASK)
 800204e:	f010 0002 	ands.w	r0, r0, #2
	{
		m_work_mode = NOR_QSPI_MODE;
 8002052:	bf17      	itett	ne
 8002054:	2201      	movne	r2, #1
		printf("gm25qxx work mode NOR_QSPI_MODE\n");
	}
	else
	{
		m_work_mode = NOR_SPI_MODE;
 8002056:	7018      	strbeq	r0, [r3, #0]
		m_work_mode = NOR_QSPI_MODE;
 8002058:	701a      	strbne	r2, [r3, #0]
		printf("gm25qxx work mode NOR_QSPI_MODE\n");
 800205a:	4804      	ldrne	r0, [pc, #16]	; (800206c <gm25qxx_get_mode+0x28>)
		printf("gm25qxx work mode NOR_SPI_MODE\n");
 800205c:	bf08      	it	eq
 800205e:	4804      	ldreq	r0, [pc, #16]	; (8002070 <gm25qxx_get_mode+0x2c>)
	}
}
 8002060:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("gm25qxx work mode NOR_SPI_MODE\n");
 8002064:	f000 bc74 	b.w	8002950 <puts>
 8002068:	2000008c 	.word	0x2000008c
 800206c:	08003749 	.word	0x08003749
 8002070:	08003769 	.word	0x08003769

08002074 <gm25qxx_write_enable>:
	reg1 = (reg & strength) | (reg & 0x0F);
	gm25qxx_write_sr(3, reg1);
}

void gm25qxx_write_enable(void)
{
 8002074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	 *   0x05/0x35/0x15
	 *          0x00              1
	 *  DummyCycles 0x00
	 *                            NONE
	 */
	QSPI_Send_CMD(NOR_FLASH_WRITE_ENABLE, 0, 0, QSPI_INSTRUCTION_1_LINE,
 8002076:	2200      	movs	r2, #0
 8002078:	9202      	str	r2, [sp, #8]
 800207a:	9201      	str	r2, [sp, #4]
 800207c:	9200      	str	r2, [sp, #0]
 800207e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002082:	4611      	mov	r1, r2
 8002084:	2006      	movs	r0, #6
 8002086:	f000 fa1d 	bl	80024c4 <QSPI_Send_CMD>
				  QSPI_ADDRESS_NONE, QSPI_ADDRESS_8_BITS, QSPI_DATA_NONE);
}
 800208a:	b005      	add	sp, #20
 800208c:	f85d fb04 	ldr.w	pc, [sp], #4

08002090 <gm25qxx_wait_busy>:
	QSPI_Send_CMD(NOR_FLASH_WRITE_ENABLE_VOLATILE, 0, 0, QSPI_INSTRUCTION_1_LINE,
				  QSPI_ADDRESS_NONE, QSPI_ADDRESS_8_BITS, QSPI_DATA_NONE);
}

void gm25qxx_wait_busy(void)
{
 8002090:	b508      	push	{r3, lr}
	while ((gm25qxx_read_sr(1) & WAIT_BUSY_BIT_MASK) == WAIT_BUSY_BIT_MASK)
 8002092:	2001      	movs	r0, #1
 8002094:	f7ff ff9e 	bl	8001fd4 <gm25qxx_read_sr>
 8002098:	07c3      	lsls	r3, r0, #31
 800209a:	d4fa      	bmi.n	8002092 <gm25qxx_wait_busy+0x2>
		; // BUSY

	// printf("no busy\n");
}
 800209c:	bd08      	pop	{r3, pc}
	...

080020a0 <gm25qxx_reset>:
{
 80020a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	QSPI_Send_CMD(NOR_FLASH_ENABLE_RESET, 0, 0, QSPI_INSTRUCTION_1_LINE,
 80020a2:	2400      	movs	r4, #0
 80020a4:	4622      	mov	r2, r4
 80020a6:	4621      	mov	r1, r4
 80020a8:	9402      	str	r4, [sp, #8]
 80020aa:	9401      	str	r4, [sp, #4]
 80020ac:	9400      	str	r4, [sp, #0]
 80020ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020b2:	2066      	movs	r0, #102	; 0x66
 80020b4:	f000 fa06 	bl	80024c4 <QSPI_Send_CMD>
	QSPI_Send_CMD(NOR_FLASH_RESET, 0, 0, QSPI_INSTRUCTION_1_LINE,
 80020b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020bc:	4622      	mov	r2, r4
 80020be:	4621      	mov	r1, r4
 80020c0:	2099      	movs	r0, #153	; 0x99
 80020c2:	9402      	str	r4, [sp, #8]
 80020c4:	9401      	str	r4, [sp, #4]
 80020c6:	9400      	str	r4, [sp, #0]
 80020c8:	f000 f9fc 	bl	80024c4 <QSPI_Send_CMD>
	gm25qxx_wait_busy();
 80020cc:	f7ff ffe0 	bl	8002090 <gm25qxx_wait_busy>
	printf("nor flash reset\n");
 80020d0:	4803      	ldr	r0, [pc, #12]	; (80020e0 <gm25qxx_reset+0x40>)
 80020d2:	f000 fc3d 	bl	8002950 <puts>
	m_work_mode = NOR_SPI_MODE; // default mode
 80020d6:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <gm25qxx_reset+0x44>)
 80020d8:	701c      	strb	r4, [r3, #0]
}
 80020da:	b004      	add	sp, #16
 80020dc:	bd10      	pop	{r4, pc}
 80020de:	bf00      	nop
 80020e0:	080037cf 	.word	0x080037cf
 80020e4:	2000008c 	.word	0x2000008c

080020e8 <gm25qxx_write_sr>:
{
 80020e8:	b530      	push	{r4, r5, lr}
 80020ea:	b087      	sub	sp, #28
	switch (index)
 80020ec:	2802      	cmp	r0, #2
{
 80020ee:	f88d 1017 	strb.w	r1, [sp, #23]
	switch (index)
 80020f2:	d020      	beq.n	8002136 <gm25qxx_write_sr+0x4e>
		command = NOR_FLASH_WRITE_STATUS_REG_1; //1
 80020f4:	2803      	cmp	r0, #3
 80020f6:	bf0c      	ite	eq
 80020f8:	2511      	moveq	r5, #17
 80020fa:	2501      	movne	r5, #1
	printf("\nwrite sr cmd %02x  reg %02x\n", command, sr);
 80020fc:	ac06      	add	r4, sp, #24
	gm25qxx_write_enable(); //non-volatileSRWRITE_ENABLE
 80020fe:	f7ff ffb9 	bl	8002074 <gm25qxx_write_enable>
	printf("\nwrite sr cmd %02x  reg %02x\n", command, sr);
 8002102:	f814 2d01 	ldrb.w	r2, [r4, #-1]!
 8002106:	480d      	ldr	r0, [pc, #52]	; (800213c <gm25qxx_write_sr+0x54>)
 8002108:	4629      	mov	r1, r5
 800210a:	f000 fbad 	bl	8002868 <iprintf>
	QSPI_Send_CMD(command, 0, 0, QSPI_INSTRUCTION_1_LINE, QSPI_ADDRESS_NONE,
 800210e:	2200      	movs	r2, #0
 8002110:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002114:	4611      	mov	r1, r2
 8002116:	9201      	str	r2, [sp, #4]
 8002118:	9200      	str	r2, [sp, #0]
 800211a:	9302      	str	r3, [sp, #8]
 800211c:	4628      	mov	r0, r5
 800211e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002122:	f000 f9cf 	bl	80024c4 <QSPI_Send_CMD>
	QSPI_Transmit(&sr, 1);
 8002126:	2101      	movs	r1, #1
 8002128:	4620      	mov	r0, r4
 800212a:	f000 f9f9 	bl	8002520 <QSPI_Transmit>
	gm25qxx_wait_busy(); //WRITE_ENABLEbusy
 800212e:	f7ff ffaf 	bl	8002090 <gm25qxx_wait_busy>
}
 8002132:	b007      	add	sp, #28
 8002134:	bd30      	pop	{r4, r5, pc}
		command = NOR_FLASH_WRITE_STATUS_REG_2; //2
 8002136:	2531      	movs	r5, #49	; 0x31
 8002138:	e7e0      	b.n	80020fc <gm25qxx_write_sr+0x14>
 800213a:	bf00      	nop
 800213c:	080037df 	.word	0x080037df

08002140 <gm25qxx_qspi_enable>:
{
 8002140:	b510      	push	{r4, lr}
	sr = gm25qxx_read_sr(2);
 8002142:	2002      	movs	r0, #2
 8002144:	f7ff ff46 	bl	8001fd4 <gm25qxx_read_sr>
	if ((sr & ENABLE_QSPI_BIT_MASK) != ENABLE_QSPI_BIT_MASK)
 8002148:	0783      	lsls	r3, r0, #30
 800214a:	d40a      	bmi.n	8002162 <gm25qxx_qspi_enable+0x22>
		sr1 = sr | ENABLE_QSPI_BIT_MASK; // SR2QE1
 800214c:	f040 0002 	orr.w	r0, r0, #2
 8002150:	b2c4      	uxtb	r4, r0
		printf("enable qspi. sr %02x\n", sr1);
 8002152:	4621      	mov	r1, r4
 8002154:	4805      	ldr	r0, [pc, #20]	; (800216c <gm25qxx_qspi_enable+0x2c>)
 8002156:	f000 fb87 	bl	8002868 <iprintf>
		gm25qxx_write_sr(2, sr1);
 800215a:	4621      	mov	r1, r4
 800215c:	2002      	movs	r0, #2
 800215e:	f7ff ffc3 	bl	80020e8 <gm25qxx_write_sr>
	m_work_mode = NOR_QSPI_MODE;
 8002162:	4b03      	ldr	r3, [pc, #12]	; (8002170 <gm25qxx_qspi_enable+0x30>)
 8002164:	2201      	movs	r2, #1
 8002166:	701a      	strb	r2, [r3, #0]
 8002168:	bd10      	pop	{r4, pc}
 800216a:	bf00      	nop
 800216c:	08003788 	.word	0x08003788
 8002170:	2000008c 	.word	0x2000008c

08002174 <nor_flash_spi_loop_test>:

/**
 * 
 **/
void nor_flash_spi_loop_test(void)
{
 8002174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002178:	2600      	movs	r6, #0
 800217a:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
	for (i = 0; i < 100; i++)
	{
		// Write Enable
		gm25qxx_write_enable();
		// Send 0x20 CMD. Erase No.xx sector
		QSPI_Send_CMD(NOR_FLASH_SECTOR_ERASE, i * SECTOR_SIZE, 0, QSPI_INSTRUCTION_1_LINE,
 800217e:	46b1      	mov	r9, r6
 8002180:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8002184:	0234      	lsls	r4, r6, #8
 8002186:	f44f 5500 	mov.w	r5, #8192	; 0x2000
		gm25qxx_write_enable();
 800218a:	f7ff ff73 	bl	8002074 <gm25qxx_write_enable>
		QSPI_Send_CMD(NOR_FLASH_SECTOR_ERASE, i * SECTOR_SIZE, 0, QSPI_INSTRUCTION_1_LINE,
 800218e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002192:	2200      	movs	r2, #0
 8002194:	4621      	mov	r1, r4
 8002196:	2020      	movs	r0, #32
 8002198:	f8cd 9008 	str.w	r9, [sp, #8]
 800219c:	9501      	str	r5, [sp, #4]
 800219e:	9700      	str	r7, [sp, #0]
 80021a0:	f000 f990 	bl	80024c4 <QSPI_Send_CMD>
					  QSPI_ADDRESS_1_LINE, QSPI_ADDRESS_24_BITS, QSPI_DATA_NONE);
		// Wait for busy bit clear
		gm25qxx_wait_busy();
 80021a4:	f7ff ff74 	bl	8002090 <gm25qxx_wait_busy>
		printf("erasing No. %lx sector\n", i * SECTOR_SIZE);
 80021a8:	4621      	mov	r1, r4
 80021aa:	485f      	ldr	r0, [pc, #380]	; (8002328 <nor_flash_spi_loop_test+0x1b4>)
 80021ac:	f000 fb5c 	bl	8002868 <iprintf>

		for (j = 0; j < PAGE_NUM_PER_SECTOR; j++)
 80021b0:	f04f 0a00 	mov.w	sl, #0
 80021b4:	eb06 040a 	add.w	r4, r6, sl
 80021b8:	0224      	lsls	r4, r4, #8
		{
			// Calculate page starting address
			addr = i * SECTOR_SIZE + j * PAGE_SIZE;
			memset(TxData, j, 256);
 80021ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021be:	4651      	mov	r1, sl

			// Send PP/0x02 CMD to program whole page
			gm25qxx_write_enable();
			QSPI_Send_CMD(NOR_FLASH_PAGE_PROGRAM, addr, 0, QSPI_INSTRUCTION_1_LINE,
 80021c0:	f04f 7880 	mov.w	r8, #16777216	; 0x1000000
			memset(TxData, j, 256);
 80021c4:	a804      	add	r0, sp, #16
 80021c6:	f000 fb46 	bl	8002856 <memset>
			gm25qxx_write_enable();
 80021ca:	f7ff ff53 	bl	8002074 <gm25qxx_write_enable>
			QSPI_Send_CMD(NOR_FLASH_PAGE_PROGRAM, addr, 0, QSPI_INSTRUCTION_1_LINE,
 80021ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021d2:	2200      	movs	r2, #0
 80021d4:	4621      	mov	r1, r4
 80021d6:	2002      	movs	r0, #2
 80021d8:	f8cd 8008 	str.w	r8, [sp, #8]
 80021dc:	9501      	str	r5, [sp, #4]
 80021de:	9700      	str	r7, [sp, #0]
 80021e0:	f000 f970 	bl	80024c4 <QSPI_Send_CMD>
						  QSPI_ADDRESS_1_LINE, QSPI_ADDRESS_24_BITS,
						  QSPI_DATA_1_LINE);
			QSPI_Transmit(TxData, 256);
 80021e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021e8:	a804      	add	r0, sp, #16
 80021ea:	f000 f999 	bl	8002520 <QSPI_Transmit>

			gm25qxx_wait_busy();
 80021ee:	f7ff ff4f 	bl	8002090 <gm25qxx_wait_busy>

			// Send Fast_Read(1 line) CMD to read whole page
			QSPI_Send_CMD(NOR_FLASH_FAST_READ, addr, 8, QSPI_INSTRUCTION_1_LINE,
 80021f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021f6:	2208      	movs	r2, #8
 80021f8:	4621      	mov	r1, r4
 80021fa:	200b      	movs	r0, #11
 80021fc:	f8cd 8008 	str.w	r8, [sp, #8]
 8002200:	9501      	str	r5, [sp, #4]
 8002202:	9700      	str	r7, [sp, #0]
 8002204:	f000 f95e 	bl	80024c4 <QSPI_Send_CMD>
						  QSPI_ADDRESS_1_LINE, QSPI_ADDRESS_24_BITS,
						  QSPI_DATA_1_LINE);
			memset(RxData, 0, 256);
 8002208:	f44f 7280 	mov.w	r2, #256	; 0x100
 800220c:	2100      	movs	r1, #0
 800220e:	a844      	add	r0, sp, #272	; 0x110
 8002210:	f000 fb21 	bl	8002856 <memset>
			QSPI_Receive(RxData, 256);
 8002214:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002218:	a844      	add	r0, sp, #272	; 0x110
 800221a:	f000 f96f 	bl	80024fc <QSPI_Receive>
			printf("SPI pp addr %lx, write %02x  and SPI/1 line read %02x", addr, TxData[0], RxData[0]);
 800221e:	f89d 3110 	ldrb.w	r3, [sp, #272]	; 0x110
 8002222:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8002226:	4841      	ldr	r0, [pc, #260]	; (800232c <nor_flash_spi_loop_test+0x1b8>)
 8002228:	4621      	mov	r1, r4
 800222a:	f000 fb1d 	bl	8002868 <iprintf>
			if (memcmp(TxData, RxData, 256) == 0)
 800222e:	a944      	add	r1, sp, #272	; 0x110
 8002230:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002234:	a804      	add	r0, sp, #16
 8002236:	f000 faff 	bl	8002838 <memcmp>
			{
				printf("SPI PP & SPI FAST READ  addr %lx read&write OK\n", addr);
 800223a:	4621      	mov	r1, r4
			if (memcmp(TxData, RxData, 256) == 0)
 800223c:	2800      	cmp	r0, #0
 800223e:	d16c      	bne.n	800231a <nor_flash_spi_loop_test+0x1a6>
				printf("SPI PP & SPI FAST READ  addr %lx read&write OK\n", addr);
 8002240:	483b      	ldr	r0, [pc, #236]	; (8002330 <nor_flash_spi_loop_test+0x1bc>)
			}
			else
			{
				printf("SPI PP & SPI FAST READ  addr %lx read&write Fail\n", addr);
 8002242:	f000 fb11 	bl	8002868 <iprintf>
			}

			// Send Fast_Read_Dual_Output(2 line) CMD to read whole page
			QSPI_Send_CMD(NOR_FLASH_FAST_READ_DUAL_O, addr, 8, QSPI_INSTRUCTION_1_LINE,
 8002246:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800224a:	9302      	str	r3, [sp, #8]
 800224c:	2208      	movs	r2, #8
 800224e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002252:	4621      	mov	r1, r4
 8002254:	203b      	movs	r0, #59	; 0x3b
 8002256:	9501      	str	r5, [sp, #4]
 8002258:	9700      	str	r7, [sp, #0]
 800225a:	f000 f933 	bl	80024c4 <QSPI_Send_CMD>
						  QSPI_ADDRESS_1_LINE, QSPI_ADDRESS_24_BITS,
						  QSPI_DATA_2_LINES);
			memset(RxDataDual, 0, 256);
 800225e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002262:	2100      	movs	r1, #0
 8002264:	a884      	add	r0, sp, #528	; 0x210
 8002266:	f000 faf6 	bl	8002856 <memset>
			QSPI_Receive(RxDataDual, 256);
 800226a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800226e:	a884      	add	r0, sp, #528	; 0x210
 8002270:	f000 f944 	bl	80024fc <QSPI_Receive>
			printf("SPI pp addr %lx, write %02x  and Dual/2 line read %02x", addr, TxData[0], RxDataDual[0]);
 8002274:	f89d 3210 	ldrb.w	r3, [sp, #528]	; 0x210
 8002278:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800227c:	482d      	ldr	r0, [pc, #180]	; (8002334 <nor_flash_spi_loop_test+0x1c0>)
 800227e:	4621      	mov	r1, r4
 8002280:	f000 faf2 	bl	8002868 <iprintf>
			if (memcmp(TxData, RxDataDual, 256) == 0)
 8002284:	a984      	add	r1, sp, #528	; 0x210
 8002286:	f44f 7280 	mov.w	r2, #256	; 0x100
 800228a:	a804      	add	r0, sp, #16
 800228c:	f000 fad4 	bl	8002838 <memcmp>
			{
				printf("SPI PP & DUAL FAST READ  addr %lx read&write OK\n", addr);
 8002290:	4621      	mov	r1, r4
			if (memcmp(TxData, RxDataDual, 256) == 0)
 8002292:	2800      	cmp	r0, #0
 8002294:	d143      	bne.n	800231e <nor_flash_spi_loop_test+0x1aa>
				printf("SPI PP & DUAL FAST READ  addr %lx read&write OK\n", addr);
 8002296:	4828      	ldr	r0, [pc, #160]	; (8002338 <nor_flash_spi_loop_test+0x1c4>)
			}
			else
			{
				printf("SPI PP & DUAL FAST READ  addr %lx read&write Fail\n", addr);
 8002298:	f000 fae6 	bl	8002868 <iprintf>
			}

			// Send Fast_Read_Quad_Output(4 line) CMD to read whole page
			HAL_Delay(100); // 
 800229c:	2064      	movs	r0, #100	; 0x64
 800229e:	f7fe f9b7 	bl	8000610 <HAL_Delay>
			QSPI_Send_CMD(NOR_FLASH_FAST_READ_QUAD_O, addr, 8, QSPI_INSTRUCTION_1_LINE,
 80022a2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80022a6:	9302      	str	r3, [sp, #8]
 80022a8:	2208      	movs	r2, #8
 80022aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022ae:	4621      	mov	r1, r4
 80022b0:	206b      	movs	r0, #107	; 0x6b
 80022b2:	9501      	str	r5, [sp, #4]
 80022b4:	9700      	str	r7, [sp, #0]
 80022b6:	f000 f905 	bl	80024c4 <QSPI_Send_CMD>
						  QSPI_ADDRESS_1_LINE, QSPI_ADDRESS_24_BITS,
						  QSPI_DATA_4_LINES);
			memset(RxDataQuad, 0, 256);
 80022ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022be:	2100      	movs	r1, #0
 80022c0:	a8c4      	add	r0, sp, #784	; 0x310
 80022c2:	f000 fac8 	bl	8002856 <memset>
			QSPI_Receive(RxDataQuad, 256);
 80022c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ca:	a8c4      	add	r0, sp, #784	; 0x310
 80022cc:	f000 f916 	bl	80024fc <QSPI_Receive>
			printf("SPI pp addr %lx, write %02x  and Quad/4 line read %02x", addr, TxData[0], RxDataDual[0]);
 80022d0:	f89d 3210 	ldrb.w	r3, [sp, #528]	; 0x210
 80022d4:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80022d8:	4818      	ldr	r0, [pc, #96]	; (800233c <nor_flash_spi_loop_test+0x1c8>)
 80022da:	4621      	mov	r1, r4
 80022dc:	f000 fac4 	bl	8002868 <iprintf>
			if (memcmp(TxData, RxDataQuad, 256) == 0)
 80022e0:	a9c4      	add	r1, sp, #784	; 0x310
 80022e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022e6:	a804      	add	r0, sp, #16
 80022e8:	f000 faa6 	bl	8002838 <memcmp>
			{
				printf("SPI PP & Quad FAST READ  addr %lx read&write OK\n", addr);
 80022ec:	4621      	mov	r1, r4
			if (memcmp(TxData, RxDataQuad, 256) == 0)
 80022ee:	b9c0      	cbnz	r0, 8002322 <nor_flash_spi_loop_test+0x1ae>
				printf("SPI PP & Quad FAST READ  addr %lx read&write OK\n", addr);
 80022f0:	4813      	ldr	r0, [pc, #76]	; (8002340 <nor_flash_spi_loop_test+0x1cc>)
			}
			else
			{
				printf("SPI PP & Quad FAST READ  addr %lx read&write Fail\n", addr);
 80022f2:	f000 fab9 	bl	8002868 <iprintf>
		for (j = 0; j < PAGE_NUM_PER_SECTOR; j++)
 80022f6:	f10a 0a01 	add.w	sl, sl, #1
			// 			  QSPI_ADDRESS_1_LINE, QSPI_ADDRESS_24_BITS,
			// 			  QSPI_DATA_4_LINES);
			// memset(RxDataQuad_IO, 0, 256);
			// QSPI_Receive(RxDataQuad_IO, 256);

			HAL_Delay(100);
 80022fa:	2064      	movs	r0, #100	; 0x64
 80022fc:	f7fe f988 	bl	8000610 <HAL_Delay>
		for (j = 0; j < PAGE_NUM_PER_SECTOR; j++)
 8002300:	f1ba 0f10 	cmp.w	sl, #16
 8002304:	f47f af56 	bne.w	80021b4 <nor_flash_spi_loop_test+0x40>
 8002308:	3610      	adds	r6, #16
	for (i = 0; i < 100; i++)
 800230a:	f5b6 6fc8 	cmp.w	r6, #1600	; 0x640
 800230e:	f47f af39 	bne.w	8002184 <nor_flash_spi_loop_test+0x10>
		}
	}
 8002312:	f50d 6d82 	add.w	sp, sp, #1040	; 0x410
 8002316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				printf("SPI PP & SPI FAST READ  addr %lx read&write Fail\n", addr);
 800231a:	480a      	ldr	r0, [pc, #40]	; (8002344 <nor_flash_spi_loop_test+0x1d0>)
 800231c:	e791      	b.n	8002242 <nor_flash_spi_loop_test+0xce>
				printf("SPI PP & DUAL FAST READ  addr %lx read&write Fail\n", addr);
 800231e:	480a      	ldr	r0, [pc, #40]	; (8002348 <nor_flash_spi_loop_test+0x1d4>)
 8002320:	e7ba      	b.n	8002298 <nor_flash_spi_loop_test+0x124>
				printf("SPI PP & Quad FAST READ  addr %lx read&write Fail\n", addr);
 8002322:	480a      	ldr	r0, [pc, #40]	; (800234c <nor_flash_spi_loop_test+0x1d8>)
 8002324:	e7e5      	b.n	80022f2 <nor_flash_spi_loop_test+0x17e>
 8002326:	bf00      	nop
 8002328:	080037fd 	.word	0x080037fd
 800232c:	08003815 	.word	0x08003815
 8002330:	0800384b 	.word	0x0800384b
 8002334:	080038ad 	.word	0x080038ad
 8002338:	080038e4 	.word	0x080038e4
 800233c:	08003948 	.word	0x08003948
 8002340:	0800397f 	.word	0x0800397f
 8002344:	0800387b 	.word	0x0800387b
 8002348:	08003915 	.word	0x08003915
 800234c:	080039b0 	.word	0x080039b0

08002350 <gm25qxx_init>:
{
 8002350:	b508      	push	{r3, lr}
	gm25qxx_reset();
 8002352:	f7ff fea5 	bl	80020a0 <gm25qxx_reset>
	gm25qxx_read_id();
 8002356:	f7ff fe17 	bl	8001f88 <gm25qxx_read_id>
	gm25qxx_read_all_sr();
 800235a:	f7ff fe5d 	bl	8002018 <gm25qxx_read_all_sr>
	gm25qxx_qspi_enable();
 800235e:	f7ff feef 	bl	8002140 <gm25qxx_qspi_enable>
	gm25qxx_get_mode();
 8002362:	f7ff fe6f 	bl	8002044 <gm25qxx_get_mode>
}
 8002366:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	nor_flash_spi_loop_test();
 800236a:	f7ff bf03 	b.w	8002174 <nor_flash_spi_loop_test>
	...

08002370 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002370:	b507      	push	{r0, r1, r2, lr}
 8002372:	a902      	add	r1, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002374:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 8002378:	f841 0d04 	str.w	r0, [r1, #-4]!
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800237c:	2201      	movs	r2, #1
 800237e:	4803      	ldr	r0, [pc, #12]	; (800238c <__io_putchar+0x1c>)
 8002380:	f7ff fd4b 	bl	8001e1a <HAL_UART_Transmit>

  return ch;
}
 8002384:	9801      	ldr	r0, [sp, #4]
 8002386:	b003      	add	sp, #12
 8002388:	f85d fb04 	ldr.w	pc, [sp], #4
 800238c:	200000dc 	.word	0x200000dc

08002390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002390:	b530      	push	{r4, r5, lr}
 8002392:	b0ad      	sub	sp, #180	; 0xb4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002394:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002396:	2244      	movs	r2, #68	; 0x44
 8002398:	2100      	movs	r1, #0
 800239a:	a806      	add	r0, sp, #24
 800239c:	f000 fa5b 	bl	8002856 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023a0:	4622      	mov	r2, r4
 80023a2:	2100      	movs	r1, #0
 80023a4:	a801      	add	r0, sp, #4
 80023a6:	f000 fa56 	bl	8002856 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023aa:	2100      	movs	r1, #0
 80023ac:	2254      	movs	r2, #84	; 0x54
 80023ae:	a817      	add	r0, sp, #92	; 0x5c
 80023b0:	f000 fa51 	bl	8002856 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80023b4:	f7fe fa84 	bl	80008c0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80023b8:	4a14      	ldr	r2, [pc, #80]	; (800240c <SystemClock_Config+0x7c>)
 80023ba:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80023be:	f023 0318 	bic.w	r3, r3, #24
 80023c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80023c6:	2501      	movs	r5, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80023c8:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 80023ca:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80023cc:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023ce:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 80023d0:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80023d2:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80023d4:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80023d6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023d8:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023da:	f7fe fd6b 	bl	8000eb4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023de:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023e0:	4621      	mov	r1, r4
 80023e2:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80023e6:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e8:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023ea:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ec:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023ee:	f7ff f80b 	bl	8001408 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023f2:	a817      	add	r0, sp, #92	; 0x5c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023f4:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023f6:	941f      	str	r4, [sp, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023f8:	f7ff f94c 	bl	8001694 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80023fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002400:	f7fe fa6e 	bl	80008e0 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002404:	f7ff fa8a 	bl	800191c <HAL_RCCEx_EnableMSIPLLMode>
}
 8002408:	b02d      	add	sp, #180	; 0xb4
 800240a:	bd30      	pop	{r4, r5, pc}
 800240c:	40021000 	.word	0x40021000

08002410 <main>:
{
 8002410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  HAL_Init();
 8002412:	f7fe f8db 	bl	80005cc <HAL_Init>
  SystemClock_Config();
 8002416:	f7ff ffbb 	bl	8002390 <SystemClock_Config>
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b24      	ldr	r3, [pc, #144]	; (80024ac <main+0x9c>)
  huart1.Instance = USART1;
 800241c:	4824      	ldr	r0, [pc, #144]	; (80024b0 <main+0xa0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800241e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002420:	f042 0204 	orr.w	r2, r2, #4
 8002424:	64da      	str	r2, [r3, #76]	; 0x4c
 8002426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002428:	f002 0204 	and.w	r2, r2, #4
 800242c:	9201      	str	r2, [sp, #4]
 800242e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002430:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	64da      	str	r2, [r3, #76]	; 0x4c
 8002438:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800243a:	f002 0201 	and.w	r2, r2, #1
 800243e:	9202      	str	r2, [sp, #8]
 8002440:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002442:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002444:	f042 0202 	orr.w	r2, r2, #2
 8002448:	64da      	str	r2, [r3, #76]	; 0x4c
 800244a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800244c:	4a19      	ldr	r2, [pc, #100]	; (80024b4 <main+0xa4>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	9303      	str	r3, [sp, #12]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002454:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002456:	9b03      	ldr	r3, [sp, #12]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002458:	60c4      	str	r4, [r0, #12]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800245a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800245e:	e880 001c 	stmia.w	r0, {r2, r3, r4}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002462:	230c      	movs	r3, #12
 8002464:	6143      	str	r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002466:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002468:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800246a:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246c:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800246e:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002470:	f7ff fd5b 	bl	8001f2a <HAL_UART_Init>
  hqspi.Instance = QUADSPI;
 8002474:	4810      	ldr	r0, [pc, #64]	; (80024b8 <main+0xa8>)
  hqspi.Init.FifoThreshold = 4;
 8002476:	4911      	ldr	r1, [pc, #68]	; (80024bc <main+0xac>)
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002478:	60c4      	str	r4, [r0, #12]
  hqspi.Init.FifoThreshold = 4;
 800247a:	f04f 0e04 	mov.w	lr, #4
 800247e:	2301      	movs	r3, #1
 8002480:	e880 400a 	stmia.w	r0, {r1, r3, lr}
  hqspi.Init.FlashSize = 23;
 8002484:	2317      	movs	r3, #23
 8002486:	6103      	str	r3, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;
 8002488:	f44f 7380 	mov.w	r3, #256	; 0x100
 800248c:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800248e:	6184      	str	r4, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002490:	61c4      	str	r4, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002492:	6204      	str	r4, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002494:	f7fe fb22 	bl	8000adc <HAL_QSPI_Init>
  printf("\n\rQSPI Flash Example \n");
 8002498:	4809      	ldr	r0, [pc, #36]	; (80024c0 <main+0xb0>)
 800249a:	f000 fa59 	bl	8002950 <puts>
  gm25qxx_init();
 800249e:	f7ff ff57 	bl	8002350 <gm25qxx_init>
		HAL_Delay(1000);
 80024a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024a6:	f7fe f8b3 	bl	8000610 <HAL_Delay>
 80024aa:	e7fa      	b.n	80024a2 <main+0x92>
 80024ac:	40021000 	.word	0x40021000
 80024b0:	200000dc 	.word	0x200000dc
 80024b4:	40013800 	.word	0x40013800
 80024b8:	2000035c 	.word	0x2000035c
 80024bc:	a0001000 	.word	0xa0001000
 80024c0:	080039e3 	.word	0x080039e3

080024c4 <QSPI_Send_CMD>:
//	addressMode:; QSPI_ADDRESS_NONE,QSPI_ADDRESS_1_LINE,QSPI_ADDRESS_2_LINE,QSPI_ADDRESS_4_LINE
//	addressSize:;QSPI_ADDRESS_8_BITS,QSPI_ADDRESS_16_BITS,QSPI_ADDRESS_24_BITS,QSPI_ADDRESS_32_BITS
//	dataMode:; QSPI_DATA_NONE,QSPI_DATA_1_LINE,QSPI_DATA_2_LINE,QSPI_DATA_4_LINE

void QSPI_Send_CMD(u32 instruction,u32 address,u32 dummyCycles,u32 instructionMode,u32 addressMode,u32 addressSize,u32 dataMode)
{
 80024c4:	b500      	push	{lr}
 80024c6:	b08f      	sub	sp, #60	; 0x3c
    QSPI_CommandTypeDef Cmdhandler;
    
    Cmdhandler.Instruction=instruction;                 	//
    Cmdhandler.Address=address;                            	//
 80024c8:	e88d 0003 	stmia.w	sp, {r0, r1}
    Cmdhandler.DummyCycles=dummyCycles;                     //
    Cmdhandler.InstructionMode=instructionMode;				//
 80024cc:	9306      	str	r3, [sp, #24]
    Cmdhandler.AddressMode=addressMode;   					//
 80024ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80024d0:	9307      	str	r3, [sp, #28]
    Cmdhandler.AddressSize=addressSize;   					//
 80024d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80024d4:	9303      	str	r3, [sp, #12]
    Cmdhandler.DataMode=dataMode;             				//
 80024d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    Cmdhandler.DummyCycles=dummyCycles;                     //
 80024d8:	9205      	str	r2, [sp, #20]
    Cmdhandler.DataMode=dataMode;             				//
 80024da:	9309      	str	r3, [sp, #36]	; 0x24
    Cmdhandler.SIOOMode=QSPI_SIOO_INST_EVERY_CMD;       	//
    Cmdhandler.AlternateByteMode=QSPI_ALTERNATE_BYTES_NONE; //
    Cmdhandler.DdrMode=QSPI_DDR_MODE_DISABLE;           	//DDR
    Cmdhandler.DdrHoldHalfCycle=QSPI_DDR_HHC_ANALOG_DELAY;

    HAL_QSPI_Command(&hqspi,&Cmdhandler,5000);
 80024dc:	f241 3288 	movw	r2, #5000	; 0x1388
    Cmdhandler.SIOOMode=QSPI_SIOO_INST_EVERY_CMD;       	//
 80024e0:	2300      	movs	r3, #0
    HAL_QSPI_Command(&hqspi,&Cmdhandler,5000);
 80024e2:	4669      	mov	r1, sp
 80024e4:	4804      	ldr	r0, [pc, #16]	; (80024f8 <QSPI_Send_CMD+0x34>)
    Cmdhandler.SIOOMode=QSPI_SIOO_INST_EVERY_CMD;       	//
 80024e6:	930d      	str	r3, [sp, #52]	; 0x34
    Cmdhandler.AlternateByteMode=QSPI_ALTERNATE_BYTES_NONE; //
 80024e8:	9308      	str	r3, [sp, #32]
    Cmdhandler.DdrMode=QSPI_DDR_MODE_DISABLE;           	//DDR
 80024ea:	930b      	str	r3, [sp, #44]	; 0x2c
    Cmdhandler.DdrHoldHalfCycle=QSPI_DDR_HHC_ANALOG_DELAY;
 80024ec:	930c      	str	r3, [sp, #48]	; 0x30
    HAL_QSPI_Command(&hqspi,&Cmdhandler,5000);
 80024ee:	f7fe fb51 	bl	8000b94 <HAL_QSPI_Command>
}
 80024f2:	b00f      	add	sp, #60	; 0x3c
 80024f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80024f8:	2000035c 	.word	0x2000035c

080024fc <QSPI_Receive>:
//buf:
//datalen:
//:0,
//    ,
u8 QSPI_Receive(u8* buf,u32 datalen)
{
 80024fc:	b508      	push	{r3, lr}
	hqspi.Instance->DLR=datalen-1;                           //
 80024fe:	4b07      	ldr	r3, [pc, #28]	; (800251c <QSPI_Receive+0x20>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	3901      	subs	r1, #1
 8002504:	6111      	str	r1, [r2, #16]
    if(HAL_QSPI_Receive(&hqspi,buf,5000)==HAL_OK) return 0;  //
 8002506:	4601      	mov	r1, r0
 8002508:	f241 3288 	movw	r2, #5000	; 0x1388
 800250c:	4618      	mov	r0, r3
 800250e:	f7fe fbe1 	bl	8000cd4 <HAL_QSPI_Receive>
    else return 1;
}
 8002512:	3000      	adds	r0, #0
 8002514:	bf18      	it	ne
 8002516:	2001      	movne	r0, #1
 8002518:	bd08      	pop	{r3, pc}
 800251a:	bf00      	nop
 800251c:	2000035c 	.word	0x2000035c

08002520 <QSPI_Transmit>:
//buf:
//datalen:
//:0,
//    ,
u8 QSPI_Transmit(u8* buf,u32 datalen)
{
 8002520:	b508      	push	{r3, lr}
	hqspi.Instance->DLR=datalen-1;                            //
 8002522:	4b07      	ldr	r3, [pc, #28]	; (8002540 <QSPI_Transmit+0x20>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	3901      	subs	r1, #1
 8002528:	6111      	str	r1, [r2, #16]
    if(HAL_QSPI_Transmit(&hqspi,buf,5000)==HAL_OK) return 0;  //
 800252a:	4601      	mov	r1, r0
 800252c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe fb73 	bl	8000c1c <HAL_QSPI_Transmit>
    else return 1;
}
 8002536:	3000      	adds	r0, #0
 8002538:	bf18      	it	ne
 800253a:	2001      	movne	r0, #1
 800253c:	bd08      	pop	{r3, pc}
 800253e:	bf00      	nop
 8002540:	2000035c 	.word	0x2000035c

08002544 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002544:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <HAL_MspInit+0x2c>)
 8002546:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002548:	f042 0201 	orr.w	r2, r2, #1
 800254c:	661a      	str	r2, [r3, #96]	; 0x60
 800254e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8002550:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002552:	f002 0201 	and.w	r2, r2, #1
 8002556:	9200      	str	r2, [sp, #0]
 8002558:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800255c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002560:	659a      	str	r2, [r3, #88]	; 0x58
 8002562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800256c:	b002      	add	sp, #8
 800256e:	4770      	bx	lr
 8002570:	40021000 	.word	0x40021000

08002574 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002574:	b570      	push	{r4, r5, r6, lr}
 8002576:	4604      	mov	r4, r0
 8002578:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257a:	2214      	movs	r2, #20
 800257c:	2100      	movs	r1, #0
 800257e:	a803      	add	r0, sp, #12
 8002580:	f000 f969 	bl	8002856 <memset>
  if(hqspi->Instance==QUADSPI)
 8002584:	6822      	ldr	r2, [r4, #0]
 8002586:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <HAL_QSPI_MspInit+0x88>)
 8002588:	429a      	cmp	r2, r3
 800258a:	d135      	bne.n	80025f8 <HAL_QSPI_MspInit+0x84>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800258c:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8002590:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    PB1     ------> QUADSPI_BK1_IO0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002594:	2403      	movs	r4, #3
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002596:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002598:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800259c:	651a      	str	r2, [r3, #80]	; 0x50
 800259e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025a0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80025a4:	9200      	str	r2, [sp, #0]
 80025a6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025aa:	f042 0201 	orr.w	r2, r2, #1
 80025ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80025b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025b2:	f002 0201 	and.w	r2, r2, #1
 80025b6:	9201      	str	r2, [sp, #4]
 80025b8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025bc:	f042 0202 	orr.w	r2, r2, #2
 80025c0:	64da      	str	r2, [r3, #76]	; 0x4c
 80025c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	9302      	str	r3, [sp, #8]
 80025cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ce:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 80025d0:	23cc      	movs	r3, #204	; 0xcc
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80025d2:	250a      	movs	r5, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d4:	a903      	add	r1, sp, #12
 80025d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 80025da:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025dc:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80025de:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e0:	f7fe f8ba 	bl	8000758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e4:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e6:	a903      	add	r1, sp, #12
 80025e8:	4805      	ldr	r0, [pc, #20]	; (8002600 <HAL_QSPI_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025ea:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80025f2:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f4:	f7fe f8b0 	bl	8000758 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80025f8:	b008      	add	sp, #32
 80025fa:	bd70      	pop	{r4, r5, r6, pc}
 80025fc:	a0001000 	.word	0xa0001000
 8002600:	48000400 	.word	0x48000400

08002604 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002604:	b570      	push	{r4, r5, r6, lr}
 8002606:	4604      	mov	r4, r0
 8002608:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260a:	2214      	movs	r2, #20
 800260c:	2100      	movs	r1, #0
 800260e:	a803      	add	r0, sp, #12
 8002610:	f000 f921 	bl	8002856 <memset>
  if(huart->Instance==USART1)
 8002614:	6822      	ldr	r2, [r4, #0]
 8002616:	4b21      	ldr	r3, [pc, #132]	; (800269c <HAL_UART_MspInit+0x98>)
 8002618:	429a      	cmp	r2, r3
 800261a:	d13d      	bne.n	8002698 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800261c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2402      	movs	r4, #2
    __HAL_RCC_USART1_CLK_ENABLE();
 8002622:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002624:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002628:	661a      	str	r2, [r3, #96]	; 0x60
 800262a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800262c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002630:	9200      	str	r2, [sp, #0]
 8002632:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002634:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002636:	f042 0201 	orr.w	r2, r2, #1
 800263a:	64da      	str	r2, [r3, #76]	; 0x4c
 800263c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800263e:	f002 0201 	and.w	r2, r2, #1
 8002642:	9201      	str	r2, [sp, #4]
 8002644:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002646:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002648:	f042 0202 	orr.w	r2, r2, #2
 800264c:	64da      	str	r2, [r3, #76]	; 0x4c
 800264e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002650:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	9302      	str	r3, [sp, #8]
 8002658:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265a:	2603      	movs	r6, #3
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800265c:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002660:	2507      	movs	r5, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002662:	a903      	add	r1, sp, #12
 8002664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002668:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266a:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800266c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266e:	f7fe f873 	bl	8000758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002672:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002674:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002676:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267a:	4809      	ldr	r0, [pc, #36]	; (80026a0 <HAL_UART_MspInit+0x9c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800267c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002680:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002682:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002684:	f7fe f868 	bl	8000758 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002688:	2025      	movs	r0, #37	; 0x25
 800268a:	4622      	mov	r2, r4
 800268c:	4621      	mov	r1, r4
 800268e:	f7fd ffe5 	bl	800065c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002692:	2025      	movs	r0, #37	; 0x25
 8002694:	f7fe f816 	bl	80006c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002698:	b008      	add	sp, #32
 800269a:	bd70      	pop	{r4, r5, r6, pc}
 800269c:	40013800 	.word	0x40013800
 80026a0:	48000400 	.word	0x48000400

080026a4 <NMI_Handler>:
 80026a4:	4770      	bx	lr

080026a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026a6:	e7fe      	b.n	80026a6 <HardFault_Handler>

080026a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026a8:	e7fe      	b.n	80026a8 <MemManage_Handler>

080026aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026aa:	e7fe      	b.n	80026aa <BusFault_Handler>

080026ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ac:	e7fe      	b.n	80026ac <UsageFault_Handler>

080026ae <SVC_Handler>:
 80026ae:	4770      	bx	lr

080026b0 <DebugMon_Handler>:
 80026b0:	4770      	bx	lr

080026b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026b2:	4770      	bx	lr

080026b4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b4:	f7fd bf9a 	b.w	80005ec <HAL_IncTick>

080026b8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026b8:	4801      	ldr	r0, [pc, #4]	; (80026c0 <USART1_IRQHandler+0x8>)
 80026ba:	f7ff b947 	b.w	800194c <HAL_UART_IRQHandler>
 80026be:	bf00      	nop
 80026c0:	200000dc 	.word	0x200000dc

080026c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026c4:	b570      	push	{r4, r5, r6, lr}
 80026c6:	460e      	mov	r6, r1
 80026c8:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ca:	460c      	mov	r4, r1
 80026cc:	1ba3      	subs	r3, r4, r6
 80026ce:	429d      	cmp	r5, r3
 80026d0:	dc01      	bgt.n	80026d6 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80026d2:	4628      	mov	r0, r5
 80026d4:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80026d6:	f3af 8000 	nop.w
 80026da:	f804 0b01 	strb.w	r0, [r4], #1
 80026de:	e7f5      	b.n	80026cc <_read+0x8>

080026e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026e0:	b570      	push	{r4, r5, r6, lr}
 80026e2:	460e      	mov	r6, r1
 80026e4:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e6:	460c      	mov	r4, r1
 80026e8:	1ba3      	subs	r3, r4, r6
 80026ea:	429d      	cmp	r5, r3
 80026ec:	dc01      	bgt.n	80026f2 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80026ee:	4628      	mov	r0, r5
 80026f0:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80026f2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80026f6:	f7ff fe3b 	bl	8002370 <__io_putchar>
 80026fa:	e7f5      	b.n	80026e8 <_write+0x8>

080026fc <_sbrk>:

caddr_t _sbrk(int incr)
{
 80026fc:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80026fe:	4b0a      	ldr	r3, [pc, #40]	; (8002728 <_sbrk+0x2c>)
 8002700:	6819      	ldr	r1, [r3, #0]
{
 8002702:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002704:	b909      	cbnz	r1, 800270a <_sbrk+0xe>
		heap_end = &end;
 8002706:	4909      	ldr	r1, [pc, #36]	; (800272c <_sbrk+0x30>)
 8002708:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800270a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800270c:	4669      	mov	r1, sp
 800270e:	4402      	add	r2, r0
 8002710:	428a      	cmp	r2, r1
 8002712:	d906      	bls.n	8002722 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002714:	f000 f866 	bl	80027e4 <__errno>
 8002718:	230c      	movs	r3, #12
 800271a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800271c:	f04f 30ff 	mov.w	r0, #4294967295
 8002720:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8002722:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002724:	bd08      	pop	{r3, pc}
 8002726:	bf00      	nop
 8002728:	20000090 	.word	0x20000090
 800272c:	200003ac 	.word	0x200003ac

08002730 <_close>:

int _close(int file)
{
	return -1;
}
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	4770      	bx	lr

08002736 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002736:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800273a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800273c:	2000      	movs	r0, #0
 800273e:	4770      	bx	lr

08002740 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002740:	2001      	movs	r0, #1
 8002742:	4770      	bx	lr

08002744 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002744:	2000      	movs	r0, #0
 8002746:	4770      	bx	lr

08002748 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002748:	490f      	ldr	r1, [pc, #60]	; (8002788 <SystemInit+0x40>)
 800274a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800274e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <SystemInit+0x44>)
 8002758:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800275a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800275c:	f042 0201 	orr.w	r2, r2, #1
 8002760:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8002762:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800276a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800276e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002770:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002774:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800277c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800277e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002780:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002784:	608b      	str	r3, [r1, #8]
 8002786:	4770      	bx	lr
 8002788:	e000ed00 	.word	0xe000ed00
 800278c:	40021000 	.word	0x40021000

08002790 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002790:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027c8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002794:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002796:	e003      	b.n	80027a0 <LoopCopyDataInit>

08002798 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002798:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800279a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800279c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800279e:	3104      	adds	r1, #4

080027a0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027a0:	480b      	ldr	r0, [pc, #44]	; (80027d0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80027a2:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80027a4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027a6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027a8:	d3f6      	bcc.n	8002798 <CopyDataInit>
	ldr	r2, =_sbss
 80027aa:	4a0b      	ldr	r2, [pc, #44]	; (80027d8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027ac:	e002      	b.n	80027b4 <LoopFillZerobss>

080027ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027b0:	f842 3b04 	str.w	r3, [r2], #4

080027b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027b4:	4b09      	ldr	r3, [pc, #36]	; (80027dc <LoopForever+0x16>)
	cmp	r2, r3
 80027b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027b8:	d3f9      	bcc.n	80027ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027ba:	f7ff ffc5 	bl	8002748 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027be:	f000 f817 	bl	80027f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027c2:	f7ff fe25 	bl	8002410 <main>

080027c6 <LoopForever>:

LoopForever:
    b LoopForever
 80027c6:	e7fe      	b.n	80027c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027c8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80027cc:	08003aec 	.word	0x08003aec
	ldr	r0, =_sdata
 80027d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027d4:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80027d8:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 80027dc:	200003ac 	.word	0x200003ac

080027e0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027e0:	e7fe      	b.n	80027e0 <ADC1_IRQHandler>
	...

080027e4 <__errno>:
 80027e4:	4b01      	ldr	r3, [pc, #4]	; (80027ec <__errno+0x8>)
 80027e6:	6818      	ldr	r0, [r3, #0]
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	2000000c 	.word	0x2000000c

080027f0 <__libc_init_array>:
 80027f0:	b570      	push	{r4, r5, r6, lr}
 80027f2:	4e0d      	ldr	r6, [pc, #52]	; (8002828 <__libc_init_array+0x38>)
 80027f4:	4c0d      	ldr	r4, [pc, #52]	; (800282c <__libc_init_array+0x3c>)
 80027f6:	1ba4      	subs	r4, r4, r6
 80027f8:	10a4      	asrs	r4, r4, #2
 80027fa:	2500      	movs	r5, #0
 80027fc:	42a5      	cmp	r5, r4
 80027fe:	d109      	bne.n	8002814 <__libc_init_array+0x24>
 8002800:	4e0b      	ldr	r6, [pc, #44]	; (8002830 <__libc_init_array+0x40>)
 8002802:	4c0c      	ldr	r4, [pc, #48]	; (8002834 <__libc_init_array+0x44>)
 8002804:	f000 ff8c 	bl	8003720 <_init>
 8002808:	1ba4      	subs	r4, r4, r6
 800280a:	10a4      	asrs	r4, r4, #2
 800280c:	2500      	movs	r5, #0
 800280e:	42a5      	cmp	r5, r4
 8002810:	d105      	bne.n	800281e <__libc_init_array+0x2e>
 8002812:	bd70      	pop	{r4, r5, r6, pc}
 8002814:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002818:	4798      	blx	r3
 800281a:	3501      	adds	r5, #1
 800281c:	e7ee      	b.n	80027fc <__libc_init_array+0xc>
 800281e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002822:	4798      	blx	r3
 8002824:	3501      	adds	r5, #1
 8002826:	e7f2      	b.n	800280e <__libc_init_array+0x1e>
 8002828:	08003ae4 	.word	0x08003ae4
 800282c:	08003ae4 	.word	0x08003ae4
 8002830:	08003ae4 	.word	0x08003ae4
 8002834:	08003ae8 	.word	0x08003ae8

08002838 <memcmp>:
 8002838:	b510      	push	{r4, lr}
 800283a:	3901      	subs	r1, #1
 800283c:	4402      	add	r2, r0
 800283e:	4290      	cmp	r0, r2
 8002840:	d101      	bne.n	8002846 <memcmp+0xe>
 8002842:	2000      	movs	r0, #0
 8002844:	bd10      	pop	{r4, pc}
 8002846:	f810 3b01 	ldrb.w	r3, [r0], #1
 800284a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800284e:	42a3      	cmp	r3, r4
 8002850:	d0f5      	beq.n	800283e <memcmp+0x6>
 8002852:	1b18      	subs	r0, r3, r4
 8002854:	bd10      	pop	{r4, pc}

08002856 <memset>:
 8002856:	4402      	add	r2, r0
 8002858:	4603      	mov	r3, r0
 800285a:	4293      	cmp	r3, r2
 800285c:	d100      	bne.n	8002860 <memset+0xa>
 800285e:	4770      	bx	lr
 8002860:	f803 1b01 	strb.w	r1, [r3], #1
 8002864:	e7f9      	b.n	800285a <memset+0x4>
	...

08002868 <iprintf>:
 8002868:	b40f      	push	{r0, r1, r2, r3}
 800286a:	4b0a      	ldr	r3, [pc, #40]	; (8002894 <iprintf+0x2c>)
 800286c:	b513      	push	{r0, r1, r4, lr}
 800286e:	681c      	ldr	r4, [r3, #0]
 8002870:	b124      	cbz	r4, 800287c <iprintf+0x14>
 8002872:	69a3      	ldr	r3, [r4, #24]
 8002874:	b913      	cbnz	r3, 800287c <iprintf+0x14>
 8002876:	4620      	mov	r0, r4
 8002878:	f000 fa24 	bl	8002cc4 <__sinit>
 800287c:	ab05      	add	r3, sp, #20
 800287e:	9a04      	ldr	r2, [sp, #16]
 8002880:	68a1      	ldr	r1, [r4, #8]
 8002882:	9301      	str	r3, [sp, #4]
 8002884:	4620      	mov	r0, r4
 8002886:	f000 fbe1 	bl	800304c <_vfiprintf_r>
 800288a:	b002      	add	sp, #8
 800288c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002890:	b004      	add	sp, #16
 8002892:	4770      	bx	lr
 8002894:	2000000c 	.word	0x2000000c

08002898 <_puts_r>:
 8002898:	b570      	push	{r4, r5, r6, lr}
 800289a:	460e      	mov	r6, r1
 800289c:	4605      	mov	r5, r0
 800289e:	b118      	cbz	r0, 80028a8 <_puts_r+0x10>
 80028a0:	6983      	ldr	r3, [r0, #24]
 80028a2:	b90b      	cbnz	r3, 80028a8 <_puts_r+0x10>
 80028a4:	f000 fa0e 	bl	8002cc4 <__sinit>
 80028a8:	69ab      	ldr	r3, [r5, #24]
 80028aa:	68ac      	ldr	r4, [r5, #8]
 80028ac:	b913      	cbnz	r3, 80028b4 <_puts_r+0x1c>
 80028ae:	4628      	mov	r0, r5
 80028b0:	f000 fa08 	bl	8002cc4 <__sinit>
 80028b4:	4b23      	ldr	r3, [pc, #140]	; (8002944 <_puts_r+0xac>)
 80028b6:	429c      	cmp	r4, r3
 80028b8:	d117      	bne.n	80028ea <_puts_r+0x52>
 80028ba:	686c      	ldr	r4, [r5, #4]
 80028bc:	89a3      	ldrh	r3, [r4, #12]
 80028be:	071b      	lsls	r3, r3, #28
 80028c0:	d51d      	bpl.n	80028fe <_puts_r+0x66>
 80028c2:	6923      	ldr	r3, [r4, #16]
 80028c4:	b1db      	cbz	r3, 80028fe <_puts_r+0x66>
 80028c6:	3e01      	subs	r6, #1
 80028c8:	68a3      	ldr	r3, [r4, #8]
 80028ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80028ce:	3b01      	subs	r3, #1
 80028d0:	60a3      	str	r3, [r4, #8]
 80028d2:	b9e9      	cbnz	r1, 8002910 <_puts_r+0x78>
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	da2e      	bge.n	8002936 <_puts_r+0x9e>
 80028d8:	4622      	mov	r2, r4
 80028da:	210a      	movs	r1, #10
 80028dc:	4628      	mov	r0, r5
 80028de:	f000 f83f 	bl	8002960 <__swbuf_r>
 80028e2:	3001      	adds	r0, #1
 80028e4:	d011      	beq.n	800290a <_puts_r+0x72>
 80028e6:	200a      	movs	r0, #10
 80028e8:	bd70      	pop	{r4, r5, r6, pc}
 80028ea:	4b17      	ldr	r3, [pc, #92]	; (8002948 <_puts_r+0xb0>)
 80028ec:	429c      	cmp	r4, r3
 80028ee:	d101      	bne.n	80028f4 <_puts_r+0x5c>
 80028f0:	68ac      	ldr	r4, [r5, #8]
 80028f2:	e7e3      	b.n	80028bc <_puts_r+0x24>
 80028f4:	4b15      	ldr	r3, [pc, #84]	; (800294c <_puts_r+0xb4>)
 80028f6:	429c      	cmp	r4, r3
 80028f8:	bf08      	it	eq
 80028fa:	68ec      	ldreq	r4, [r5, #12]
 80028fc:	e7de      	b.n	80028bc <_puts_r+0x24>
 80028fe:	4621      	mov	r1, r4
 8002900:	4628      	mov	r0, r5
 8002902:	f000 f87f 	bl	8002a04 <__swsetup_r>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0dd      	beq.n	80028c6 <_puts_r+0x2e>
 800290a:	f04f 30ff 	mov.w	r0, #4294967295
 800290e:	bd70      	pop	{r4, r5, r6, pc}
 8002910:	2b00      	cmp	r3, #0
 8002912:	da04      	bge.n	800291e <_puts_r+0x86>
 8002914:	69a2      	ldr	r2, [r4, #24]
 8002916:	4293      	cmp	r3, r2
 8002918:	db06      	blt.n	8002928 <_puts_r+0x90>
 800291a:	290a      	cmp	r1, #10
 800291c:	d004      	beq.n	8002928 <_puts_r+0x90>
 800291e:	6823      	ldr	r3, [r4, #0]
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	6022      	str	r2, [r4, #0]
 8002924:	7019      	strb	r1, [r3, #0]
 8002926:	e7cf      	b.n	80028c8 <_puts_r+0x30>
 8002928:	4622      	mov	r2, r4
 800292a:	4628      	mov	r0, r5
 800292c:	f000 f818 	bl	8002960 <__swbuf_r>
 8002930:	3001      	adds	r0, #1
 8002932:	d1c9      	bne.n	80028c8 <_puts_r+0x30>
 8002934:	e7e9      	b.n	800290a <_puts_r+0x72>
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	200a      	movs	r0, #10
 800293a:	1c5a      	adds	r2, r3, #1
 800293c:	6022      	str	r2, [r4, #0]
 800293e:	7018      	strb	r0, [r3, #0]
 8002940:	bd70      	pop	{r4, r5, r6, pc}
 8002942:	bf00      	nop
 8002944:	08003a68 	.word	0x08003a68
 8002948:	08003a88 	.word	0x08003a88
 800294c:	08003a48 	.word	0x08003a48

08002950 <puts>:
 8002950:	4b02      	ldr	r3, [pc, #8]	; (800295c <puts+0xc>)
 8002952:	4601      	mov	r1, r0
 8002954:	6818      	ldr	r0, [r3, #0]
 8002956:	f7ff bf9f 	b.w	8002898 <_puts_r>
 800295a:	bf00      	nop
 800295c:	2000000c 	.word	0x2000000c

08002960 <__swbuf_r>:
 8002960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002962:	460e      	mov	r6, r1
 8002964:	4614      	mov	r4, r2
 8002966:	4605      	mov	r5, r0
 8002968:	b118      	cbz	r0, 8002972 <__swbuf_r+0x12>
 800296a:	6983      	ldr	r3, [r0, #24]
 800296c:	b90b      	cbnz	r3, 8002972 <__swbuf_r+0x12>
 800296e:	f000 f9a9 	bl	8002cc4 <__sinit>
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <__swbuf_r+0x98>)
 8002974:	429c      	cmp	r4, r3
 8002976:	d12a      	bne.n	80029ce <__swbuf_r+0x6e>
 8002978:	686c      	ldr	r4, [r5, #4]
 800297a:	69a3      	ldr	r3, [r4, #24]
 800297c:	60a3      	str	r3, [r4, #8]
 800297e:	89a3      	ldrh	r3, [r4, #12]
 8002980:	071a      	lsls	r2, r3, #28
 8002982:	d52e      	bpl.n	80029e2 <__swbuf_r+0x82>
 8002984:	6923      	ldr	r3, [r4, #16]
 8002986:	b363      	cbz	r3, 80029e2 <__swbuf_r+0x82>
 8002988:	6923      	ldr	r3, [r4, #16]
 800298a:	6820      	ldr	r0, [r4, #0]
 800298c:	1ac0      	subs	r0, r0, r3
 800298e:	6963      	ldr	r3, [r4, #20]
 8002990:	b2f6      	uxtb	r6, r6
 8002992:	4298      	cmp	r0, r3
 8002994:	4637      	mov	r7, r6
 8002996:	db04      	blt.n	80029a2 <__swbuf_r+0x42>
 8002998:	4621      	mov	r1, r4
 800299a:	4628      	mov	r0, r5
 800299c:	f000 f928 	bl	8002bf0 <_fflush_r>
 80029a0:	bb28      	cbnz	r0, 80029ee <__swbuf_r+0x8e>
 80029a2:	68a3      	ldr	r3, [r4, #8]
 80029a4:	3b01      	subs	r3, #1
 80029a6:	60a3      	str	r3, [r4, #8]
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	6022      	str	r2, [r4, #0]
 80029ae:	701e      	strb	r6, [r3, #0]
 80029b0:	6963      	ldr	r3, [r4, #20]
 80029b2:	3001      	adds	r0, #1
 80029b4:	4298      	cmp	r0, r3
 80029b6:	d004      	beq.n	80029c2 <__swbuf_r+0x62>
 80029b8:	89a3      	ldrh	r3, [r4, #12]
 80029ba:	07db      	lsls	r3, r3, #31
 80029bc:	d519      	bpl.n	80029f2 <__swbuf_r+0x92>
 80029be:	2e0a      	cmp	r6, #10
 80029c0:	d117      	bne.n	80029f2 <__swbuf_r+0x92>
 80029c2:	4621      	mov	r1, r4
 80029c4:	4628      	mov	r0, r5
 80029c6:	f000 f913 	bl	8002bf0 <_fflush_r>
 80029ca:	b190      	cbz	r0, 80029f2 <__swbuf_r+0x92>
 80029cc:	e00f      	b.n	80029ee <__swbuf_r+0x8e>
 80029ce:	4b0b      	ldr	r3, [pc, #44]	; (80029fc <__swbuf_r+0x9c>)
 80029d0:	429c      	cmp	r4, r3
 80029d2:	d101      	bne.n	80029d8 <__swbuf_r+0x78>
 80029d4:	68ac      	ldr	r4, [r5, #8]
 80029d6:	e7d0      	b.n	800297a <__swbuf_r+0x1a>
 80029d8:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <__swbuf_r+0xa0>)
 80029da:	429c      	cmp	r4, r3
 80029dc:	bf08      	it	eq
 80029de:	68ec      	ldreq	r4, [r5, #12]
 80029e0:	e7cb      	b.n	800297a <__swbuf_r+0x1a>
 80029e2:	4621      	mov	r1, r4
 80029e4:	4628      	mov	r0, r5
 80029e6:	f000 f80d 	bl	8002a04 <__swsetup_r>
 80029ea:	2800      	cmp	r0, #0
 80029ec:	d0cc      	beq.n	8002988 <__swbuf_r+0x28>
 80029ee:	f04f 37ff 	mov.w	r7, #4294967295
 80029f2:	4638      	mov	r0, r7
 80029f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029f6:	bf00      	nop
 80029f8:	08003a68 	.word	0x08003a68
 80029fc:	08003a88 	.word	0x08003a88
 8002a00:	08003a48 	.word	0x08003a48

08002a04 <__swsetup_r>:
 8002a04:	4b32      	ldr	r3, [pc, #200]	; (8002ad0 <__swsetup_r+0xcc>)
 8002a06:	b570      	push	{r4, r5, r6, lr}
 8002a08:	681d      	ldr	r5, [r3, #0]
 8002a0a:	4606      	mov	r6, r0
 8002a0c:	460c      	mov	r4, r1
 8002a0e:	b125      	cbz	r5, 8002a1a <__swsetup_r+0x16>
 8002a10:	69ab      	ldr	r3, [r5, #24]
 8002a12:	b913      	cbnz	r3, 8002a1a <__swsetup_r+0x16>
 8002a14:	4628      	mov	r0, r5
 8002a16:	f000 f955 	bl	8002cc4 <__sinit>
 8002a1a:	4b2e      	ldr	r3, [pc, #184]	; (8002ad4 <__swsetup_r+0xd0>)
 8002a1c:	429c      	cmp	r4, r3
 8002a1e:	d10f      	bne.n	8002a40 <__swsetup_r+0x3c>
 8002a20:	686c      	ldr	r4, [r5, #4]
 8002a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	0715      	lsls	r5, r2, #28
 8002a2a:	d42c      	bmi.n	8002a86 <__swsetup_r+0x82>
 8002a2c:	06d0      	lsls	r0, r2, #27
 8002a2e:	d411      	bmi.n	8002a54 <__swsetup_r+0x50>
 8002a30:	2209      	movs	r2, #9
 8002a32:	6032      	str	r2, [r6, #0]
 8002a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a38:	81a3      	strh	r3, [r4, #12]
 8002a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3e:	bd70      	pop	{r4, r5, r6, pc}
 8002a40:	4b25      	ldr	r3, [pc, #148]	; (8002ad8 <__swsetup_r+0xd4>)
 8002a42:	429c      	cmp	r4, r3
 8002a44:	d101      	bne.n	8002a4a <__swsetup_r+0x46>
 8002a46:	68ac      	ldr	r4, [r5, #8]
 8002a48:	e7eb      	b.n	8002a22 <__swsetup_r+0x1e>
 8002a4a:	4b24      	ldr	r3, [pc, #144]	; (8002adc <__swsetup_r+0xd8>)
 8002a4c:	429c      	cmp	r4, r3
 8002a4e:	bf08      	it	eq
 8002a50:	68ec      	ldreq	r4, [r5, #12]
 8002a52:	e7e6      	b.n	8002a22 <__swsetup_r+0x1e>
 8002a54:	0751      	lsls	r1, r2, #29
 8002a56:	d512      	bpl.n	8002a7e <__swsetup_r+0x7a>
 8002a58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a5a:	b141      	cbz	r1, 8002a6e <__swsetup_r+0x6a>
 8002a5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a60:	4299      	cmp	r1, r3
 8002a62:	d002      	beq.n	8002a6a <__swsetup_r+0x66>
 8002a64:	4630      	mov	r0, r6
 8002a66:	f000 fa1b 	bl	8002ea0 <_free_r>
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	6363      	str	r3, [r4, #52]	; 0x34
 8002a6e:	89a3      	ldrh	r3, [r4, #12]
 8002a70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002a74:	81a3      	strh	r3, [r4, #12]
 8002a76:	2300      	movs	r3, #0
 8002a78:	6063      	str	r3, [r4, #4]
 8002a7a:	6923      	ldr	r3, [r4, #16]
 8002a7c:	6023      	str	r3, [r4, #0]
 8002a7e:	89a3      	ldrh	r3, [r4, #12]
 8002a80:	f043 0308 	orr.w	r3, r3, #8
 8002a84:	81a3      	strh	r3, [r4, #12]
 8002a86:	6923      	ldr	r3, [r4, #16]
 8002a88:	b94b      	cbnz	r3, 8002a9e <__swsetup_r+0x9a>
 8002a8a:	89a3      	ldrh	r3, [r4, #12]
 8002a8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002a90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a94:	d003      	beq.n	8002a9e <__swsetup_r+0x9a>
 8002a96:	4621      	mov	r1, r4
 8002a98:	4630      	mov	r0, r6
 8002a9a:	f000 f9c1 	bl	8002e20 <__smakebuf_r>
 8002a9e:	89a2      	ldrh	r2, [r4, #12]
 8002aa0:	f012 0301 	ands.w	r3, r2, #1
 8002aa4:	d00c      	beq.n	8002ac0 <__swsetup_r+0xbc>
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60a3      	str	r3, [r4, #8]
 8002aaa:	6963      	ldr	r3, [r4, #20]
 8002aac:	425b      	negs	r3, r3
 8002aae:	61a3      	str	r3, [r4, #24]
 8002ab0:	6923      	ldr	r3, [r4, #16]
 8002ab2:	b953      	cbnz	r3, 8002aca <__swsetup_r+0xc6>
 8002ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ab8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002abc:	d1ba      	bne.n	8002a34 <__swsetup_r+0x30>
 8002abe:	bd70      	pop	{r4, r5, r6, pc}
 8002ac0:	0792      	lsls	r2, r2, #30
 8002ac2:	bf58      	it	pl
 8002ac4:	6963      	ldrpl	r3, [r4, #20]
 8002ac6:	60a3      	str	r3, [r4, #8]
 8002ac8:	e7f2      	b.n	8002ab0 <__swsetup_r+0xac>
 8002aca:	2000      	movs	r0, #0
 8002acc:	e7f7      	b.n	8002abe <__swsetup_r+0xba>
 8002ace:	bf00      	nop
 8002ad0:	2000000c 	.word	0x2000000c
 8002ad4:	08003a68 	.word	0x08003a68
 8002ad8:	08003a88 	.word	0x08003a88
 8002adc:	08003a48 	.word	0x08003a48

08002ae0 <__sflush_r>:
 8002ae0:	898a      	ldrh	r2, [r1, #12]
 8002ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ae6:	4605      	mov	r5, r0
 8002ae8:	0710      	lsls	r0, r2, #28
 8002aea:	460c      	mov	r4, r1
 8002aec:	d45a      	bmi.n	8002ba4 <__sflush_r+0xc4>
 8002aee:	684b      	ldr	r3, [r1, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	dc05      	bgt.n	8002b00 <__sflush_r+0x20>
 8002af4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	dc02      	bgt.n	8002b00 <__sflush_r+0x20>
 8002afa:	2000      	movs	r0, #0
 8002afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b02:	2e00      	cmp	r6, #0
 8002b04:	d0f9      	beq.n	8002afa <__sflush_r+0x1a>
 8002b06:	2300      	movs	r3, #0
 8002b08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002b0c:	682f      	ldr	r7, [r5, #0]
 8002b0e:	602b      	str	r3, [r5, #0]
 8002b10:	d033      	beq.n	8002b7a <__sflush_r+0x9a>
 8002b12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b14:	89a3      	ldrh	r3, [r4, #12]
 8002b16:	075a      	lsls	r2, r3, #29
 8002b18:	d505      	bpl.n	8002b26 <__sflush_r+0x46>
 8002b1a:	6863      	ldr	r3, [r4, #4]
 8002b1c:	1ac0      	subs	r0, r0, r3
 8002b1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002b20:	b10b      	cbz	r3, 8002b26 <__sflush_r+0x46>
 8002b22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b24:	1ac0      	subs	r0, r0, r3
 8002b26:	2300      	movs	r3, #0
 8002b28:	4602      	mov	r2, r0
 8002b2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b2c:	6a21      	ldr	r1, [r4, #32]
 8002b2e:	4628      	mov	r0, r5
 8002b30:	47b0      	blx	r6
 8002b32:	1c43      	adds	r3, r0, #1
 8002b34:	89a3      	ldrh	r3, [r4, #12]
 8002b36:	d106      	bne.n	8002b46 <__sflush_r+0x66>
 8002b38:	6829      	ldr	r1, [r5, #0]
 8002b3a:	291d      	cmp	r1, #29
 8002b3c:	d84b      	bhi.n	8002bd6 <__sflush_r+0xf6>
 8002b3e:	4a2b      	ldr	r2, [pc, #172]	; (8002bec <__sflush_r+0x10c>)
 8002b40:	40ca      	lsrs	r2, r1
 8002b42:	07d6      	lsls	r6, r2, #31
 8002b44:	d547      	bpl.n	8002bd6 <__sflush_r+0xf6>
 8002b46:	2200      	movs	r2, #0
 8002b48:	6062      	str	r2, [r4, #4]
 8002b4a:	04d9      	lsls	r1, r3, #19
 8002b4c:	6922      	ldr	r2, [r4, #16]
 8002b4e:	6022      	str	r2, [r4, #0]
 8002b50:	d504      	bpl.n	8002b5c <__sflush_r+0x7c>
 8002b52:	1c42      	adds	r2, r0, #1
 8002b54:	d101      	bne.n	8002b5a <__sflush_r+0x7a>
 8002b56:	682b      	ldr	r3, [r5, #0]
 8002b58:	b903      	cbnz	r3, 8002b5c <__sflush_r+0x7c>
 8002b5a:	6560      	str	r0, [r4, #84]	; 0x54
 8002b5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b5e:	602f      	str	r7, [r5, #0]
 8002b60:	2900      	cmp	r1, #0
 8002b62:	d0ca      	beq.n	8002afa <__sflush_r+0x1a>
 8002b64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b68:	4299      	cmp	r1, r3
 8002b6a:	d002      	beq.n	8002b72 <__sflush_r+0x92>
 8002b6c:	4628      	mov	r0, r5
 8002b6e:	f000 f997 	bl	8002ea0 <_free_r>
 8002b72:	2000      	movs	r0, #0
 8002b74:	6360      	str	r0, [r4, #52]	; 0x34
 8002b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b7a:	6a21      	ldr	r1, [r4, #32]
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	4628      	mov	r0, r5
 8002b80:	47b0      	blx	r6
 8002b82:	1c41      	adds	r1, r0, #1
 8002b84:	d1c6      	bne.n	8002b14 <__sflush_r+0x34>
 8002b86:	682b      	ldr	r3, [r5, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0c3      	beq.n	8002b14 <__sflush_r+0x34>
 8002b8c:	2b1d      	cmp	r3, #29
 8002b8e:	d001      	beq.n	8002b94 <__sflush_r+0xb4>
 8002b90:	2b16      	cmp	r3, #22
 8002b92:	d101      	bne.n	8002b98 <__sflush_r+0xb8>
 8002b94:	602f      	str	r7, [r5, #0]
 8002b96:	e7b0      	b.n	8002afa <__sflush_r+0x1a>
 8002b98:	89a3      	ldrh	r3, [r4, #12]
 8002b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b9e:	81a3      	strh	r3, [r4, #12]
 8002ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ba4:	690f      	ldr	r7, [r1, #16]
 8002ba6:	2f00      	cmp	r7, #0
 8002ba8:	d0a7      	beq.n	8002afa <__sflush_r+0x1a>
 8002baa:	0793      	lsls	r3, r2, #30
 8002bac:	680e      	ldr	r6, [r1, #0]
 8002bae:	bf08      	it	eq
 8002bb0:	694b      	ldreq	r3, [r1, #20]
 8002bb2:	600f      	str	r7, [r1, #0]
 8002bb4:	bf18      	it	ne
 8002bb6:	2300      	movne	r3, #0
 8002bb8:	eba6 0807 	sub.w	r8, r6, r7
 8002bbc:	608b      	str	r3, [r1, #8]
 8002bbe:	f1b8 0f00 	cmp.w	r8, #0
 8002bc2:	dd9a      	ble.n	8002afa <__sflush_r+0x1a>
 8002bc4:	4643      	mov	r3, r8
 8002bc6:	463a      	mov	r2, r7
 8002bc8:	6a21      	ldr	r1, [r4, #32]
 8002bca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002bcc:	4628      	mov	r0, r5
 8002bce:	47b0      	blx	r6
 8002bd0:	2800      	cmp	r0, #0
 8002bd2:	dc07      	bgt.n	8002be4 <__sflush_r+0x104>
 8002bd4:	89a3      	ldrh	r3, [r4, #12]
 8002bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bda:	81a3      	strh	r3, [r4, #12]
 8002bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002be4:	4407      	add	r7, r0
 8002be6:	eba8 0800 	sub.w	r8, r8, r0
 8002bea:	e7e8      	b.n	8002bbe <__sflush_r+0xde>
 8002bec:	20400001 	.word	0x20400001

08002bf0 <_fflush_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	690b      	ldr	r3, [r1, #16]
 8002bf4:	4605      	mov	r5, r0
 8002bf6:	460c      	mov	r4, r1
 8002bf8:	b1db      	cbz	r3, 8002c32 <_fflush_r+0x42>
 8002bfa:	b118      	cbz	r0, 8002c04 <_fflush_r+0x14>
 8002bfc:	6983      	ldr	r3, [r0, #24]
 8002bfe:	b90b      	cbnz	r3, 8002c04 <_fflush_r+0x14>
 8002c00:	f000 f860 	bl	8002cc4 <__sinit>
 8002c04:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <_fflush_r+0x48>)
 8002c06:	429c      	cmp	r4, r3
 8002c08:	d109      	bne.n	8002c1e <_fflush_r+0x2e>
 8002c0a:	686c      	ldr	r4, [r5, #4]
 8002c0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c10:	b17b      	cbz	r3, 8002c32 <_fflush_r+0x42>
 8002c12:	4621      	mov	r1, r4
 8002c14:	4628      	mov	r0, r5
 8002c16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c1a:	f7ff bf61 	b.w	8002ae0 <__sflush_r>
 8002c1e:	4b07      	ldr	r3, [pc, #28]	; (8002c3c <_fflush_r+0x4c>)
 8002c20:	429c      	cmp	r4, r3
 8002c22:	d101      	bne.n	8002c28 <_fflush_r+0x38>
 8002c24:	68ac      	ldr	r4, [r5, #8]
 8002c26:	e7f1      	b.n	8002c0c <_fflush_r+0x1c>
 8002c28:	4b05      	ldr	r3, [pc, #20]	; (8002c40 <_fflush_r+0x50>)
 8002c2a:	429c      	cmp	r4, r3
 8002c2c:	bf08      	it	eq
 8002c2e:	68ec      	ldreq	r4, [r5, #12]
 8002c30:	e7ec      	b.n	8002c0c <_fflush_r+0x1c>
 8002c32:	2000      	movs	r0, #0
 8002c34:	bd38      	pop	{r3, r4, r5, pc}
 8002c36:	bf00      	nop
 8002c38:	08003a68 	.word	0x08003a68
 8002c3c:	08003a88 	.word	0x08003a88
 8002c40:	08003a48 	.word	0x08003a48

08002c44 <_cleanup_r>:
 8002c44:	4901      	ldr	r1, [pc, #4]	; (8002c4c <_cleanup_r+0x8>)
 8002c46:	f000 b8a9 	b.w	8002d9c <_fwalk_reent>
 8002c4a:	bf00      	nop
 8002c4c:	08002bf1 	.word	0x08002bf1

08002c50 <std.isra.0>:
 8002c50:	2300      	movs	r3, #0
 8002c52:	b510      	push	{r4, lr}
 8002c54:	4604      	mov	r4, r0
 8002c56:	6003      	str	r3, [r0, #0]
 8002c58:	6043      	str	r3, [r0, #4]
 8002c5a:	6083      	str	r3, [r0, #8]
 8002c5c:	8181      	strh	r1, [r0, #12]
 8002c5e:	6643      	str	r3, [r0, #100]	; 0x64
 8002c60:	81c2      	strh	r2, [r0, #14]
 8002c62:	6103      	str	r3, [r0, #16]
 8002c64:	6143      	str	r3, [r0, #20]
 8002c66:	6183      	str	r3, [r0, #24]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	2208      	movs	r2, #8
 8002c6c:	305c      	adds	r0, #92	; 0x5c
 8002c6e:	f7ff fdf2 	bl	8002856 <memset>
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <std.isra.0+0x38>)
 8002c74:	6263      	str	r3, [r4, #36]	; 0x24
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <std.isra.0+0x3c>)
 8002c78:	62a3      	str	r3, [r4, #40]	; 0x28
 8002c7a:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <std.isra.0+0x40>)
 8002c7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002c7e:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <std.isra.0+0x44>)
 8002c80:	6224      	str	r4, [r4, #32]
 8002c82:	6323      	str	r3, [r4, #48]	; 0x30
 8002c84:	bd10      	pop	{r4, pc}
 8002c86:	bf00      	nop
 8002c88:	080035c5 	.word	0x080035c5
 8002c8c:	080035e7 	.word	0x080035e7
 8002c90:	0800361f 	.word	0x0800361f
 8002c94:	08003643 	.word	0x08003643

08002c98 <__sfmoreglue>:
 8002c98:	b570      	push	{r4, r5, r6, lr}
 8002c9a:	1e4a      	subs	r2, r1, #1
 8002c9c:	2568      	movs	r5, #104	; 0x68
 8002c9e:	4355      	muls	r5, r2
 8002ca0:	460e      	mov	r6, r1
 8002ca2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002ca6:	f000 f949 	bl	8002f3c <_malloc_r>
 8002caa:	4604      	mov	r4, r0
 8002cac:	b140      	cbz	r0, 8002cc0 <__sfmoreglue+0x28>
 8002cae:	2100      	movs	r1, #0
 8002cb0:	e880 0042 	stmia.w	r0, {r1, r6}
 8002cb4:	300c      	adds	r0, #12
 8002cb6:	60a0      	str	r0, [r4, #8]
 8002cb8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002cbc:	f7ff fdcb 	bl	8002856 <memset>
 8002cc0:	4620      	mov	r0, r4
 8002cc2:	bd70      	pop	{r4, r5, r6, pc}

08002cc4 <__sinit>:
 8002cc4:	6983      	ldr	r3, [r0, #24]
 8002cc6:	b510      	push	{r4, lr}
 8002cc8:	4604      	mov	r4, r0
 8002cca:	bb33      	cbnz	r3, 8002d1a <__sinit+0x56>
 8002ccc:	6483      	str	r3, [r0, #72]	; 0x48
 8002cce:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002cd0:	6503      	str	r3, [r0, #80]	; 0x50
 8002cd2:	4b12      	ldr	r3, [pc, #72]	; (8002d1c <__sinit+0x58>)
 8002cd4:	4a12      	ldr	r2, [pc, #72]	; (8002d20 <__sinit+0x5c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6282      	str	r2, [r0, #40]	; 0x28
 8002cda:	4298      	cmp	r0, r3
 8002cdc:	bf04      	itt	eq
 8002cde:	2301      	moveq	r3, #1
 8002ce0:	6183      	streq	r3, [r0, #24]
 8002ce2:	f000 f81f 	bl	8002d24 <__sfp>
 8002ce6:	6060      	str	r0, [r4, #4]
 8002ce8:	4620      	mov	r0, r4
 8002cea:	f000 f81b 	bl	8002d24 <__sfp>
 8002cee:	60a0      	str	r0, [r4, #8]
 8002cf0:	4620      	mov	r0, r4
 8002cf2:	f000 f817 	bl	8002d24 <__sfp>
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	60e0      	str	r0, [r4, #12]
 8002cfa:	2104      	movs	r1, #4
 8002cfc:	6860      	ldr	r0, [r4, #4]
 8002cfe:	f7ff ffa7 	bl	8002c50 <std.isra.0>
 8002d02:	2201      	movs	r2, #1
 8002d04:	2109      	movs	r1, #9
 8002d06:	68a0      	ldr	r0, [r4, #8]
 8002d08:	f7ff ffa2 	bl	8002c50 <std.isra.0>
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	2112      	movs	r1, #18
 8002d10:	68e0      	ldr	r0, [r4, #12]
 8002d12:	f7ff ff9d 	bl	8002c50 <std.isra.0>
 8002d16:	2301      	movs	r3, #1
 8002d18:	61a3      	str	r3, [r4, #24]
 8002d1a:	bd10      	pop	{r4, pc}
 8002d1c:	08003a44 	.word	0x08003a44
 8002d20:	08002c45 	.word	0x08002c45

08002d24 <__sfp>:
 8002d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d26:	4b1c      	ldr	r3, [pc, #112]	; (8002d98 <__sfp+0x74>)
 8002d28:	681e      	ldr	r6, [r3, #0]
 8002d2a:	69b3      	ldr	r3, [r6, #24]
 8002d2c:	4607      	mov	r7, r0
 8002d2e:	b913      	cbnz	r3, 8002d36 <__sfp+0x12>
 8002d30:	4630      	mov	r0, r6
 8002d32:	f7ff ffc7 	bl	8002cc4 <__sinit>
 8002d36:	3648      	adds	r6, #72	; 0x48
 8002d38:	68b4      	ldr	r4, [r6, #8]
 8002d3a:	6873      	ldr	r3, [r6, #4]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	d503      	bpl.n	8002d48 <__sfp+0x24>
 8002d40:	6833      	ldr	r3, [r6, #0]
 8002d42:	b133      	cbz	r3, 8002d52 <__sfp+0x2e>
 8002d44:	6836      	ldr	r6, [r6, #0]
 8002d46:	e7f7      	b.n	8002d38 <__sfp+0x14>
 8002d48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002d4c:	b16d      	cbz	r5, 8002d6a <__sfp+0x46>
 8002d4e:	3468      	adds	r4, #104	; 0x68
 8002d50:	e7f4      	b.n	8002d3c <__sfp+0x18>
 8002d52:	2104      	movs	r1, #4
 8002d54:	4638      	mov	r0, r7
 8002d56:	f7ff ff9f 	bl	8002c98 <__sfmoreglue>
 8002d5a:	6030      	str	r0, [r6, #0]
 8002d5c:	2800      	cmp	r0, #0
 8002d5e:	d1f1      	bne.n	8002d44 <__sfp+0x20>
 8002d60:	230c      	movs	r3, #12
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	4604      	mov	r4, r0
 8002d66:	4620      	mov	r0, r4
 8002d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d6e:	81e3      	strh	r3, [r4, #14]
 8002d70:	2301      	movs	r3, #1
 8002d72:	81a3      	strh	r3, [r4, #12]
 8002d74:	6665      	str	r5, [r4, #100]	; 0x64
 8002d76:	6025      	str	r5, [r4, #0]
 8002d78:	60a5      	str	r5, [r4, #8]
 8002d7a:	6065      	str	r5, [r4, #4]
 8002d7c:	6125      	str	r5, [r4, #16]
 8002d7e:	6165      	str	r5, [r4, #20]
 8002d80:	61a5      	str	r5, [r4, #24]
 8002d82:	2208      	movs	r2, #8
 8002d84:	4629      	mov	r1, r5
 8002d86:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002d8a:	f7ff fd64 	bl	8002856 <memset>
 8002d8e:	6365      	str	r5, [r4, #52]	; 0x34
 8002d90:	63a5      	str	r5, [r4, #56]	; 0x38
 8002d92:	64a5      	str	r5, [r4, #72]	; 0x48
 8002d94:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002d96:	e7e6      	b.n	8002d66 <__sfp+0x42>
 8002d98:	08003a44 	.word	0x08003a44

08002d9c <_fwalk_reent>:
 8002d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002da0:	4680      	mov	r8, r0
 8002da2:	4689      	mov	r9, r1
 8002da4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002da8:	2600      	movs	r6, #0
 8002daa:	b914      	cbnz	r4, 8002db2 <_fwalk_reent+0x16>
 8002dac:	4630      	mov	r0, r6
 8002dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002db2:	68a5      	ldr	r5, [r4, #8]
 8002db4:	6867      	ldr	r7, [r4, #4]
 8002db6:	3f01      	subs	r7, #1
 8002db8:	d501      	bpl.n	8002dbe <_fwalk_reent+0x22>
 8002dba:	6824      	ldr	r4, [r4, #0]
 8002dbc:	e7f5      	b.n	8002daa <_fwalk_reent+0xe>
 8002dbe:	89ab      	ldrh	r3, [r5, #12]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d907      	bls.n	8002dd4 <_fwalk_reent+0x38>
 8002dc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	d003      	beq.n	8002dd4 <_fwalk_reent+0x38>
 8002dcc:	4629      	mov	r1, r5
 8002dce:	4640      	mov	r0, r8
 8002dd0:	47c8      	blx	r9
 8002dd2:	4306      	orrs	r6, r0
 8002dd4:	3568      	adds	r5, #104	; 0x68
 8002dd6:	e7ee      	b.n	8002db6 <_fwalk_reent+0x1a>

08002dd8 <__swhatbuf_r>:
 8002dd8:	b570      	push	{r4, r5, r6, lr}
 8002dda:	460e      	mov	r6, r1
 8002ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002de0:	2900      	cmp	r1, #0
 8002de2:	b090      	sub	sp, #64	; 0x40
 8002de4:	4614      	mov	r4, r2
 8002de6:	461d      	mov	r5, r3
 8002de8:	da07      	bge.n	8002dfa <__swhatbuf_r+0x22>
 8002dea:	2300      	movs	r3, #0
 8002dec:	602b      	str	r3, [r5, #0]
 8002dee:	89b3      	ldrh	r3, [r6, #12]
 8002df0:	061a      	lsls	r2, r3, #24
 8002df2:	d410      	bmi.n	8002e16 <__swhatbuf_r+0x3e>
 8002df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002df8:	e00e      	b.n	8002e18 <__swhatbuf_r+0x40>
 8002dfa:	aa01      	add	r2, sp, #4
 8002dfc:	f000 fc48 	bl	8003690 <_fstat_r>
 8002e00:	2800      	cmp	r0, #0
 8002e02:	dbf2      	blt.n	8002dea <__swhatbuf_r+0x12>
 8002e04:	9a02      	ldr	r2, [sp, #8]
 8002e06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002e0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002e0e:	425a      	negs	r2, r3
 8002e10:	415a      	adcs	r2, r3
 8002e12:	602a      	str	r2, [r5, #0]
 8002e14:	e7ee      	b.n	8002df4 <__swhatbuf_r+0x1c>
 8002e16:	2340      	movs	r3, #64	; 0x40
 8002e18:	2000      	movs	r0, #0
 8002e1a:	6023      	str	r3, [r4, #0]
 8002e1c:	b010      	add	sp, #64	; 0x40
 8002e1e:	bd70      	pop	{r4, r5, r6, pc}

08002e20 <__smakebuf_r>:
 8002e20:	898b      	ldrh	r3, [r1, #12]
 8002e22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e24:	079d      	lsls	r5, r3, #30
 8002e26:	4606      	mov	r6, r0
 8002e28:	460c      	mov	r4, r1
 8002e2a:	d507      	bpl.n	8002e3c <__smakebuf_r+0x1c>
 8002e2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002e30:	6023      	str	r3, [r4, #0]
 8002e32:	6123      	str	r3, [r4, #16]
 8002e34:	2301      	movs	r3, #1
 8002e36:	6163      	str	r3, [r4, #20]
 8002e38:	b002      	add	sp, #8
 8002e3a:	bd70      	pop	{r4, r5, r6, pc}
 8002e3c:	ab01      	add	r3, sp, #4
 8002e3e:	466a      	mov	r2, sp
 8002e40:	f7ff ffca 	bl	8002dd8 <__swhatbuf_r>
 8002e44:	9900      	ldr	r1, [sp, #0]
 8002e46:	4605      	mov	r5, r0
 8002e48:	4630      	mov	r0, r6
 8002e4a:	f000 f877 	bl	8002f3c <_malloc_r>
 8002e4e:	b948      	cbnz	r0, 8002e64 <__smakebuf_r+0x44>
 8002e50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e54:	059a      	lsls	r2, r3, #22
 8002e56:	d4ef      	bmi.n	8002e38 <__smakebuf_r+0x18>
 8002e58:	f023 0303 	bic.w	r3, r3, #3
 8002e5c:	f043 0302 	orr.w	r3, r3, #2
 8002e60:	81a3      	strh	r3, [r4, #12]
 8002e62:	e7e3      	b.n	8002e2c <__smakebuf_r+0xc>
 8002e64:	4b0d      	ldr	r3, [pc, #52]	; (8002e9c <__smakebuf_r+0x7c>)
 8002e66:	62b3      	str	r3, [r6, #40]	; 0x28
 8002e68:	89a3      	ldrh	r3, [r4, #12]
 8002e6a:	6020      	str	r0, [r4, #0]
 8002e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e70:	81a3      	strh	r3, [r4, #12]
 8002e72:	9b00      	ldr	r3, [sp, #0]
 8002e74:	6163      	str	r3, [r4, #20]
 8002e76:	9b01      	ldr	r3, [sp, #4]
 8002e78:	6120      	str	r0, [r4, #16]
 8002e7a:	b15b      	cbz	r3, 8002e94 <__smakebuf_r+0x74>
 8002e7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e80:	4630      	mov	r0, r6
 8002e82:	f000 fc17 	bl	80036b4 <_isatty_r>
 8002e86:	b128      	cbz	r0, 8002e94 <__smakebuf_r+0x74>
 8002e88:	89a3      	ldrh	r3, [r4, #12]
 8002e8a:	f023 0303 	bic.w	r3, r3, #3
 8002e8e:	f043 0301 	orr.w	r3, r3, #1
 8002e92:	81a3      	strh	r3, [r4, #12]
 8002e94:	89a3      	ldrh	r3, [r4, #12]
 8002e96:	431d      	orrs	r5, r3
 8002e98:	81a5      	strh	r5, [r4, #12]
 8002e9a:	e7cd      	b.n	8002e38 <__smakebuf_r+0x18>
 8002e9c:	08002c45 	.word	0x08002c45

08002ea0 <_free_r>:
 8002ea0:	b538      	push	{r3, r4, r5, lr}
 8002ea2:	4605      	mov	r5, r0
 8002ea4:	2900      	cmp	r1, #0
 8002ea6:	d045      	beq.n	8002f34 <_free_r+0x94>
 8002ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eac:	1f0c      	subs	r4, r1, #4
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	bfb8      	it	lt
 8002eb2:	18e4      	addlt	r4, r4, r3
 8002eb4:	f000 fc20 	bl	80036f8 <__malloc_lock>
 8002eb8:	4a1f      	ldr	r2, [pc, #124]	; (8002f38 <_free_r+0x98>)
 8002eba:	6813      	ldr	r3, [r2, #0]
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	b933      	cbnz	r3, 8002ece <_free_r+0x2e>
 8002ec0:	6063      	str	r3, [r4, #4]
 8002ec2:	6014      	str	r4, [r2, #0]
 8002ec4:	4628      	mov	r0, r5
 8002ec6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002eca:	f000 bc16 	b.w	80036fa <__malloc_unlock>
 8002ece:	42a3      	cmp	r3, r4
 8002ed0:	d90c      	bls.n	8002eec <_free_r+0x4c>
 8002ed2:	6821      	ldr	r1, [r4, #0]
 8002ed4:	1862      	adds	r2, r4, r1
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	bf04      	itt	eq
 8002eda:	681a      	ldreq	r2, [r3, #0]
 8002edc:	685b      	ldreq	r3, [r3, #4]
 8002ede:	6063      	str	r3, [r4, #4]
 8002ee0:	bf04      	itt	eq
 8002ee2:	1852      	addeq	r2, r2, r1
 8002ee4:	6022      	streq	r2, [r4, #0]
 8002ee6:	6004      	str	r4, [r0, #0]
 8002ee8:	e7ec      	b.n	8002ec4 <_free_r+0x24>
 8002eea:	4613      	mov	r3, r2
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	b10a      	cbz	r2, 8002ef4 <_free_r+0x54>
 8002ef0:	42a2      	cmp	r2, r4
 8002ef2:	d9fa      	bls.n	8002eea <_free_r+0x4a>
 8002ef4:	6819      	ldr	r1, [r3, #0]
 8002ef6:	1858      	adds	r0, r3, r1
 8002ef8:	42a0      	cmp	r0, r4
 8002efa:	d10b      	bne.n	8002f14 <_free_r+0x74>
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	4401      	add	r1, r0
 8002f00:	1858      	adds	r0, r3, r1
 8002f02:	4282      	cmp	r2, r0
 8002f04:	6019      	str	r1, [r3, #0]
 8002f06:	d1dd      	bne.n	8002ec4 <_free_r+0x24>
 8002f08:	6810      	ldr	r0, [r2, #0]
 8002f0a:	6852      	ldr	r2, [r2, #4]
 8002f0c:	605a      	str	r2, [r3, #4]
 8002f0e:	4401      	add	r1, r0
 8002f10:	6019      	str	r1, [r3, #0]
 8002f12:	e7d7      	b.n	8002ec4 <_free_r+0x24>
 8002f14:	d902      	bls.n	8002f1c <_free_r+0x7c>
 8002f16:	230c      	movs	r3, #12
 8002f18:	602b      	str	r3, [r5, #0]
 8002f1a:	e7d3      	b.n	8002ec4 <_free_r+0x24>
 8002f1c:	6820      	ldr	r0, [r4, #0]
 8002f1e:	1821      	adds	r1, r4, r0
 8002f20:	428a      	cmp	r2, r1
 8002f22:	bf04      	itt	eq
 8002f24:	6811      	ldreq	r1, [r2, #0]
 8002f26:	6852      	ldreq	r2, [r2, #4]
 8002f28:	6062      	str	r2, [r4, #4]
 8002f2a:	bf04      	itt	eq
 8002f2c:	1809      	addeq	r1, r1, r0
 8002f2e:	6021      	streq	r1, [r4, #0]
 8002f30:	605c      	str	r4, [r3, #4]
 8002f32:	e7c7      	b.n	8002ec4 <_free_r+0x24>
 8002f34:	bd38      	pop	{r3, r4, r5, pc}
 8002f36:	bf00      	nop
 8002f38:	20000094 	.word	0x20000094

08002f3c <_malloc_r>:
 8002f3c:	b570      	push	{r4, r5, r6, lr}
 8002f3e:	1ccd      	adds	r5, r1, #3
 8002f40:	f025 0503 	bic.w	r5, r5, #3
 8002f44:	3508      	adds	r5, #8
 8002f46:	2d0c      	cmp	r5, #12
 8002f48:	bf38      	it	cc
 8002f4a:	250c      	movcc	r5, #12
 8002f4c:	2d00      	cmp	r5, #0
 8002f4e:	4606      	mov	r6, r0
 8002f50:	db01      	blt.n	8002f56 <_malloc_r+0x1a>
 8002f52:	42a9      	cmp	r1, r5
 8002f54:	d903      	bls.n	8002f5e <_malloc_r+0x22>
 8002f56:	230c      	movs	r3, #12
 8002f58:	6033      	str	r3, [r6, #0]
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	bd70      	pop	{r4, r5, r6, pc}
 8002f5e:	f000 fbcb 	bl	80036f8 <__malloc_lock>
 8002f62:	4a23      	ldr	r2, [pc, #140]	; (8002ff0 <_malloc_r+0xb4>)
 8002f64:	6814      	ldr	r4, [r2, #0]
 8002f66:	4621      	mov	r1, r4
 8002f68:	b991      	cbnz	r1, 8002f90 <_malloc_r+0x54>
 8002f6a:	4c22      	ldr	r4, [pc, #136]	; (8002ff4 <_malloc_r+0xb8>)
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	b91b      	cbnz	r3, 8002f78 <_malloc_r+0x3c>
 8002f70:	4630      	mov	r0, r6
 8002f72:	f000 fb17 	bl	80035a4 <_sbrk_r>
 8002f76:	6020      	str	r0, [r4, #0]
 8002f78:	4629      	mov	r1, r5
 8002f7a:	4630      	mov	r0, r6
 8002f7c:	f000 fb12 	bl	80035a4 <_sbrk_r>
 8002f80:	1c43      	adds	r3, r0, #1
 8002f82:	d126      	bne.n	8002fd2 <_malloc_r+0x96>
 8002f84:	230c      	movs	r3, #12
 8002f86:	6033      	str	r3, [r6, #0]
 8002f88:	4630      	mov	r0, r6
 8002f8a:	f000 fbb6 	bl	80036fa <__malloc_unlock>
 8002f8e:	e7e4      	b.n	8002f5a <_malloc_r+0x1e>
 8002f90:	680b      	ldr	r3, [r1, #0]
 8002f92:	1b5b      	subs	r3, r3, r5
 8002f94:	d41a      	bmi.n	8002fcc <_malloc_r+0x90>
 8002f96:	2b0b      	cmp	r3, #11
 8002f98:	d90f      	bls.n	8002fba <_malloc_r+0x7e>
 8002f9a:	600b      	str	r3, [r1, #0]
 8002f9c:	50cd      	str	r5, [r1, r3]
 8002f9e:	18cc      	adds	r4, r1, r3
 8002fa0:	4630      	mov	r0, r6
 8002fa2:	f000 fbaa 	bl	80036fa <__malloc_unlock>
 8002fa6:	f104 000b 	add.w	r0, r4, #11
 8002faa:	1d23      	adds	r3, r4, #4
 8002fac:	f020 0007 	bic.w	r0, r0, #7
 8002fb0:	1ac3      	subs	r3, r0, r3
 8002fb2:	d01b      	beq.n	8002fec <_malloc_r+0xb0>
 8002fb4:	425a      	negs	r2, r3
 8002fb6:	50e2      	str	r2, [r4, r3]
 8002fb8:	bd70      	pop	{r4, r5, r6, pc}
 8002fba:	428c      	cmp	r4, r1
 8002fbc:	bf0d      	iteet	eq
 8002fbe:	6863      	ldreq	r3, [r4, #4]
 8002fc0:	684b      	ldrne	r3, [r1, #4]
 8002fc2:	6063      	strne	r3, [r4, #4]
 8002fc4:	6013      	streq	r3, [r2, #0]
 8002fc6:	bf18      	it	ne
 8002fc8:	460c      	movne	r4, r1
 8002fca:	e7e9      	b.n	8002fa0 <_malloc_r+0x64>
 8002fcc:	460c      	mov	r4, r1
 8002fce:	6849      	ldr	r1, [r1, #4]
 8002fd0:	e7ca      	b.n	8002f68 <_malloc_r+0x2c>
 8002fd2:	1cc4      	adds	r4, r0, #3
 8002fd4:	f024 0403 	bic.w	r4, r4, #3
 8002fd8:	42a0      	cmp	r0, r4
 8002fda:	d005      	beq.n	8002fe8 <_malloc_r+0xac>
 8002fdc:	1a21      	subs	r1, r4, r0
 8002fde:	4630      	mov	r0, r6
 8002fe0:	f000 fae0 	bl	80035a4 <_sbrk_r>
 8002fe4:	3001      	adds	r0, #1
 8002fe6:	d0cd      	beq.n	8002f84 <_malloc_r+0x48>
 8002fe8:	6025      	str	r5, [r4, #0]
 8002fea:	e7d9      	b.n	8002fa0 <_malloc_r+0x64>
 8002fec:	bd70      	pop	{r4, r5, r6, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000094 	.word	0x20000094
 8002ff4:	20000098 	.word	0x20000098

08002ff8 <__sfputc_r>:
 8002ff8:	6893      	ldr	r3, [r2, #8]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	b410      	push	{r4}
 8003000:	6093      	str	r3, [r2, #8]
 8003002:	da09      	bge.n	8003018 <__sfputc_r+0x20>
 8003004:	6994      	ldr	r4, [r2, #24]
 8003006:	42a3      	cmp	r3, r4
 8003008:	db02      	blt.n	8003010 <__sfputc_r+0x18>
 800300a:	b2cb      	uxtb	r3, r1
 800300c:	2b0a      	cmp	r3, #10
 800300e:	d103      	bne.n	8003018 <__sfputc_r+0x20>
 8003010:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003014:	f7ff bca4 	b.w	8002960 <__swbuf_r>
 8003018:	6813      	ldr	r3, [r2, #0]
 800301a:	1c58      	adds	r0, r3, #1
 800301c:	6010      	str	r0, [r2, #0]
 800301e:	7019      	strb	r1, [r3, #0]
 8003020:	b2c8      	uxtb	r0, r1
 8003022:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003026:	4770      	bx	lr

08003028 <__sfputs_r>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	4606      	mov	r6, r0
 800302c:	460f      	mov	r7, r1
 800302e:	4614      	mov	r4, r2
 8003030:	18d5      	adds	r5, r2, r3
 8003032:	42ac      	cmp	r4, r5
 8003034:	d101      	bne.n	800303a <__sfputs_r+0x12>
 8003036:	2000      	movs	r0, #0
 8003038:	e007      	b.n	800304a <__sfputs_r+0x22>
 800303a:	463a      	mov	r2, r7
 800303c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003040:	4630      	mov	r0, r6
 8003042:	f7ff ffd9 	bl	8002ff8 <__sfputc_r>
 8003046:	1c43      	adds	r3, r0, #1
 8003048:	d1f3      	bne.n	8003032 <__sfputs_r+0xa>
 800304a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800304c <_vfiprintf_r>:
 800304c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003050:	b09d      	sub	sp, #116	; 0x74
 8003052:	460c      	mov	r4, r1
 8003054:	4617      	mov	r7, r2
 8003056:	9303      	str	r3, [sp, #12]
 8003058:	4606      	mov	r6, r0
 800305a:	b118      	cbz	r0, 8003064 <_vfiprintf_r+0x18>
 800305c:	6983      	ldr	r3, [r0, #24]
 800305e:	b90b      	cbnz	r3, 8003064 <_vfiprintf_r+0x18>
 8003060:	f7ff fe30 	bl	8002cc4 <__sinit>
 8003064:	4b7c      	ldr	r3, [pc, #496]	; (8003258 <_vfiprintf_r+0x20c>)
 8003066:	429c      	cmp	r4, r3
 8003068:	d157      	bne.n	800311a <_vfiprintf_r+0xce>
 800306a:	6874      	ldr	r4, [r6, #4]
 800306c:	89a3      	ldrh	r3, [r4, #12]
 800306e:	0718      	lsls	r0, r3, #28
 8003070:	d55d      	bpl.n	800312e <_vfiprintf_r+0xe2>
 8003072:	6923      	ldr	r3, [r4, #16]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d05a      	beq.n	800312e <_vfiprintf_r+0xe2>
 8003078:	2300      	movs	r3, #0
 800307a:	9309      	str	r3, [sp, #36]	; 0x24
 800307c:	2320      	movs	r3, #32
 800307e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003082:	2330      	movs	r3, #48	; 0x30
 8003084:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003088:	f04f 0b01 	mov.w	fp, #1
 800308c:	46b8      	mov	r8, r7
 800308e:	4645      	mov	r5, r8
 8003090:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003094:	2b00      	cmp	r3, #0
 8003096:	d155      	bne.n	8003144 <_vfiprintf_r+0xf8>
 8003098:	ebb8 0a07 	subs.w	sl, r8, r7
 800309c:	d00b      	beq.n	80030b6 <_vfiprintf_r+0x6a>
 800309e:	4653      	mov	r3, sl
 80030a0:	463a      	mov	r2, r7
 80030a2:	4621      	mov	r1, r4
 80030a4:	4630      	mov	r0, r6
 80030a6:	f7ff ffbf 	bl	8003028 <__sfputs_r>
 80030aa:	3001      	adds	r0, #1
 80030ac:	f000 80c4 	beq.w	8003238 <_vfiprintf_r+0x1ec>
 80030b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030b2:	4453      	add	r3, sl
 80030b4:	9309      	str	r3, [sp, #36]	; 0x24
 80030b6:	f898 3000 	ldrb.w	r3, [r8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 80bc 	beq.w	8003238 <_vfiprintf_r+0x1ec>
 80030c0:	2300      	movs	r3, #0
 80030c2:	f04f 32ff 	mov.w	r2, #4294967295
 80030c6:	9304      	str	r3, [sp, #16]
 80030c8:	9307      	str	r3, [sp, #28]
 80030ca:	9205      	str	r2, [sp, #20]
 80030cc:	9306      	str	r3, [sp, #24]
 80030ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030d2:	931a      	str	r3, [sp, #104]	; 0x68
 80030d4:	2205      	movs	r2, #5
 80030d6:	7829      	ldrb	r1, [r5, #0]
 80030d8:	4860      	ldr	r0, [pc, #384]	; (800325c <_vfiprintf_r+0x210>)
 80030da:	f7fd f879 	bl	80001d0 <memchr>
 80030de:	f105 0801 	add.w	r8, r5, #1
 80030e2:	9b04      	ldr	r3, [sp, #16]
 80030e4:	2800      	cmp	r0, #0
 80030e6:	d131      	bne.n	800314c <_vfiprintf_r+0x100>
 80030e8:	06d9      	lsls	r1, r3, #27
 80030ea:	bf44      	itt	mi
 80030ec:	2220      	movmi	r2, #32
 80030ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030f2:	071a      	lsls	r2, r3, #28
 80030f4:	bf44      	itt	mi
 80030f6:	222b      	movmi	r2, #43	; 0x2b
 80030f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030fc:	782a      	ldrb	r2, [r5, #0]
 80030fe:	2a2a      	cmp	r2, #42	; 0x2a
 8003100:	d02c      	beq.n	800315c <_vfiprintf_r+0x110>
 8003102:	9a07      	ldr	r2, [sp, #28]
 8003104:	2100      	movs	r1, #0
 8003106:	200a      	movs	r0, #10
 8003108:	46a8      	mov	r8, r5
 800310a:	3501      	adds	r5, #1
 800310c:	f898 3000 	ldrb.w	r3, [r8]
 8003110:	3b30      	subs	r3, #48	; 0x30
 8003112:	2b09      	cmp	r3, #9
 8003114:	d96d      	bls.n	80031f2 <_vfiprintf_r+0x1a6>
 8003116:	b371      	cbz	r1, 8003176 <_vfiprintf_r+0x12a>
 8003118:	e026      	b.n	8003168 <_vfiprintf_r+0x11c>
 800311a:	4b51      	ldr	r3, [pc, #324]	; (8003260 <_vfiprintf_r+0x214>)
 800311c:	429c      	cmp	r4, r3
 800311e:	d101      	bne.n	8003124 <_vfiprintf_r+0xd8>
 8003120:	68b4      	ldr	r4, [r6, #8]
 8003122:	e7a3      	b.n	800306c <_vfiprintf_r+0x20>
 8003124:	4b4f      	ldr	r3, [pc, #316]	; (8003264 <_vfiprintf_r+0x218>)
 8003126:	429c      	cmp	r4, r3
 8003128:	bf08      	it	eq
 800312a:	68f4      	ldreq	r4, [r6, #12]
 800312c:	e79e      	b.n	800306c <_vfiprintf_r+0x20>
 800312e:	4621      	mov	r1, r4
 8003130:	4630      	mov	r0, r6
 8003132:	f7ff fc67 	bl	8002a04 <__swsetup_r>
 8003136:	2800      	cmp	r0, #0
 8003138:	d09e      	beq.n	8003078 <_vfiprintf_r+0x2c>
 800313a:	f04f 30ff 	mov.w	r0, #4294967295
 800313e:	b01d      	add	sp, #116	; 0x74
 8003140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003144:	2b25      	cmp	r3, #37	; 0x25
 8003146:	d0a7      	beq.n	8003098 <_vfiprintf_r+0x4c>
 8003148:	46a8      	mov	r8, r5
 800314a:	e7a0      	b.n	800308e <_vfiprintf_r+0x42>
 800314c:	4a43      	ldr	r2, [pc, #268]	; (800325c <_vfiprintf_r+0x210>)
 800314e:	1a80      	subs	r0, r0, r2
 8003150:	fa0b f000 	lsl.w	r0, fp, r0
 8003154:	4318      	orrs	r0, r3
 8003156:	9004      	str	r0, [sp, #16]
 8003158:	4645      	mov	r5, r8
 800315a:	e7bb      	b.n	80030d4 <_vfiprintf_r+0x88>
 800315c:	9a03      	ldr	r2, [sp, #12]
 800315e:	1d11      	adds	r1, r2, #4
 8003160:	6812      	ldr	r2, [r2, #0]
 8003162:	9103      	str	r1, [sp, #12]
 8003164:	2a00      	cmp	r2, #0
 8003166:	db01      	blt.n	800316c <_vfiprintf_r+0x120>
 8003168:	9207      	str	r2, [sp, #28]
 800316a:	e004      	b.n	8003176 <_vfiprintf_r+0x12a>
 800316c:	4252      	negs	r2, r2
 800316e:	f043 0302 	orr.w	r3, r3, #2
 8003172:	9207      	str	r2, [sp, #28]
 8003174:	9304      	str	r3, [sp, #16]
 8003176:	f898 3000 	ldrb.w	r3, [r8]
 800317a:	2b2e      	cmp	r3, #46	; 0x2e
 800317c:	d110      	bne.n	80031a0 <_vfiprintf_r+0x154>
 800317e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003182:	2b2a      	cmp	r3, #42	; 0x2a
 8003184:	f108 0101 	add.w	r1, r8, #1
 8003188:	d137      	bne.n	80031fa <_vfiprintf_r+0x1ae>
 800318a:	9b03      	ldr	r3, [sp, #12]
 800318c:	1d1a      	adds	r2, r3, #4
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	9203      	str	r2, [sp, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	bfb8      	it	lt
 8003196:	f04f 33ff 	movlt.w	r3, #4294967295
 800319a:	f108 0802 	add.w	r8, r8, #2
 800319e:	9305      	str	r3, [sp, #20]
 80031a0:	4d31      	ldr	r5, [pc, #196]	; (8003268 <_vfiprintf_r+0x21c>)
 80031a2:	f898 1000 	ldrb.w	r1, [r8]
 80031a6:	2203      	movs	r2, #3
 80031a8:	4628      	mov	r0, r5
 80031aa:	f7fd f811 	bl	80001d0 <memchr>
 80031ae:	b140      	cbz	r0, 80031c2 <_vfiprintf_r+0x176>
 80031b0:	2340      	movs	r3, #64	; 0x40
 80031b2:	1b40      	subs	r0, r0, r5
 80031b4:	fa03 f000 	lsl.w	r0, r3, r0
 80031b8:	9b04      	ldr	r3, [sp, #16]
 80031ba:	4303      	orrs	r3, r0
 80031bc:	9304      	str	r3, [sp, #16]
 80031be:	f108 0801 	add.w	r8, r8, #1
 80031c2:	f898 1000 	ldrb.w	r1, [r8]
 80031c6:	4829      	ldr	r0, [pc, #164]	; (800326c <_vfiprintf_r+0x220>)
 80031c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031cc:	2206      	movs	r2, #6
 80031ce:	f108 0701 	add.w	r7, r8, #1
 80031d2:	f7fc fffd 	bl	80001d0 <memchr>
 80031d6:	2800      	cmp	r0, #0
 80031d8:	d034      	beq.n	8003244 <_vfiprintf_r+0x1f8>
 80031da:	4b25      	ldr	r3, [pc, #148]	; (8003270 <_vfiprintf_r+0x224>)
 80031dc:	bb03      	cbnz	r3, 8003220 <_vfiprintf_r+0x1d4>
 80031de:	9b03      	ldr	r3, [sp, #12]
 80031e0:	3307      	adds	r3, #7
 80031e2:	f023 0307 	bic.w	r3, r3, #7
 80031e6:	3308      	adds	r3, #8
 80031e8:	9303      	str	r3, [sp, #12]
 80031ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031ec:	444b      	add	r3, r9
 80031ee:	9309      	str	r3, [sp, #36]	; 0x24
 80031f0:	e74c      	b.n	800308c <_vfiprintf_r+0x40>
 80031f2:	fb00 3202 	mla	r2, r0, r2, r3
 80031f6:	2101      	movs	r1, #1
 80031f8:	e786      	b.n	8003108 <_vfiprintf_r+0xbc>
 80031fa:	2300      	movs	r3, #0
 80031fc:	9305      	str	r3, [sp, #20]
 80031fe:	4618      	mov	r0, r3
 8003200:	250a      	movs	r5, #10
 8003202:	4688      	mov	r8, r1
 8003204:	3101      	adds	r1, #1
 8003206:	f898 2000 	ldrb.w	r2, [r8]
 800320a:	3a30      	subs	r2, #48	; 0x30
 800320c:	2a09      	cmp	r2, #9
 800320e:	d903      	bls.n	8003218 <_vfiprintf_r+0x1cc>
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0c5      	beq.n	80031a0 <_vfiprintf_r+0x154>
 8003214:	9005      	str	r0, [sp, #20]
 8003216:	e7c3      	b.n	80031a0 <_vfiprintf_r+0x154>
 8003218:	fb05 2000 	mla	r0, r5, r0, r2
 800321c:	2301      	movs	r3, #1
 800321e:	e7f0      	b.n	8003202 <_vfiprintf_r+0x1b6>
 8003220:	ab03      	add	r3, sp, #12
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	4622      	mov	r2, r4
 8003226:	4b13      	ldr	r3, [pc, #76]	; (8003274 <_vfiprintf_r+0x228>)
 8003228:	a904      	add	r1, sp, #16
 800322a:	4630      	mov	r0, r6
 800322c:	f3af 8000 	nop.w
 8003230:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003234:	4681      	mov	r9, r0
 8003236:	d1d8      	bne.n	80031ea <_vfiprintf_r+0x19e>
 8003238:	89a3      	ldrh	r3, [r4, #12]
 800323a:	065b      	lsls	r3, r3, #25
 800323c:	f53f af7d 	bmi.w	800313a <_vfiprintf_r+0xee>
 8003240:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003242:	e77c      	b.n	800313e <_vfiprintf_r+0xf2>
 8003244:	ab03      	add	r3, sp, #12
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	4622      	mov	r2, r4
 800324a:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <_vfiprintf_r+0x228>)
 800324c:	a904      	add	r1, sp, #16
 800324e:	4630      	mov	r0, r6
 8003250:	f000 f888 	bl	8003364 <_printf_i>
 8003254:	e7ec      	b.n	8003230 <_vfiprintf_r+0x1e4>
 8003256:	bf00      	nop
 8003258:	08003a68 	.word	0x08003a68
 800325c:	08003aa8 	.word	0x08003aa8
 8003260:	08003a88 	.word	0x08003a88
 8003264:	08003a48 	.word	0x08003a48
 8003268:	08003aae 	.word	0x08003aae
 800326c:	08003ab2 	.word	0x08003ab2
 8003270:	00000000 	.word	0x00000000
 8003274:	08003029 	.word	0x08003029

08003278 <_printf_common>:
 8003278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800327c:	4691      	mov	r9, r2
 800327e:	461f      	mov	r7, r3
 8003280:	688a      	ldr	r2, [r1, #8]
 8003282:	690b      	ldr	r3, [r1, #16]
 8003284:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003288:	4293      	cmp	r3, r2
 800328a:	bfb8      	it	lt
 800328c:	4613      	movlt	r3, r2
 800328e:	f8c9 3000 	str.w	r3, [r9]
 8003292:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003296:	4606      	mov	r6, r0
 8003298:	460c      	mov	r4, r1
 800329a:	b112      	cbz	r2, 80032a2 <_printf_common+0x2a>
 800329c:	3301      	adds	r3, #1
 800329e:	f8c9 3000 	str.w	r3, [r9]
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	0699      	lsls	r1, r3, #26
 80032a6:	bf42      	ittt	mi
 80032a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80032ac:	3302      	addmi	r3, #2
 80032ae:	f8c9 3000 	strmi.w	r3, [r9]
 80032b2:	6825      	ldr	r5, [r4, #0]
 80032b4:	f015 0506 	ands.w	r5, r5, #6
 80032b8:	d107      	bne.n	80032ca <_printf_common+0x52>
 80032ba:	f104 0a19 	add.w	sl, r4, #25
 80032be:	68e3      	ldr	r3, [r4, #12]
 80032c0:	f8d9 2000 	ldr.w	r2, [r9]
 80032c4:	1a9b      	subs	r3, r3, r2
 80032c6:	429d      	cmp	r5, r3
 80032c8:	db29      	blt.n	800331e <_printf_common+0xa6>
 80032ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80032ce:	6822      	ldr	r2, [r4, #0]
 80032d0:	3300      	adds	r3, #0
 80032d2:	bf18      	it	ne
 80032d4:	2301      	movne	r3, #1
 80032d6:	0692      	lsls	r2, r2, #26
 80032d8:	d42e      	bmi.n	8003338 <_printf_common+0xc0>
 80032da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032de:	4639      	mov	r1, r7
 80032e0:	4630      	mov	r0, r6
 80032e2:	47c0      	blx	r8
 80032e4:	3001      	adds	r0, #1
 80032e6:	d021      	beq.n	800332c <_printf_common+0xb4>
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	68e5      	ldr	r5, [r4, #12]
 80032ec:	f8d9 2000 	ldr.w	r2, [r9]
 80032f0:	f003 0306 	and.w	r3, r3, #6
 80032f4:	2b04      	cmp	r3, #4
 80032f6:	bf08      	it	eq
 80032f8:	1aad      	subeq	r5, r5, r2
 80032fa:	68a3      	ldr	r3, [r4, #8]
 80032fc:	6922      	ldr	r2, [r4, #16]
 80032fe:	bf0c      	ite	eq
 8003300:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003304:	2500      	movne	r5, #0
 8003306:	4293      	cmp	r3, r2
 8003308:	bfc4      	itt	gt
 800330a:	1a9b      	subgt	r3, r3, r2
 800330c:	18ed      	addgt	r5, r5, r3
 800330e:	f04f 0900 	mov.w	r9, #0
 8003312:	341a      	adds	r4, #26
 8003314:	454d      	cmp	r5, r9
 8003316:	d11b      	bne.n	8003350 <_printf_common+0xd8>
 8003318:	2000      	movs	r0, #0
 800331a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800331e:	2301      	movs	r3, #1
 8003320:	4652      	mov	r2, sl
 8003322:	4639      	mov	r1, r7
 8003324:	4630      	mov	r0, r6
 8003326:	47c0      	blx	r8
 8003328:	3001      	adds	r0, #1
 800332a:	d103      	bne.n	8003334 <_printf_common+0xbc>
 800332c:	f04f 30ff 	mov.w	r0, #4294967295
 8003330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003334:	3501      	adds	r5, #1
 8003336:	e7c2      	b.n	80032be <_printf_common+0x46>
 8003338:	18e1      	adds	r1, r4, r3
 800333a:	1c5a      	adds	r2, r3, #1
 800333c:	2030      	movs	r0, #48	; 0x30
 800333e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003342:	4422      	add	r2, r4
 8003344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800334c:	3302      	adds	r3, #2
 800334e:	e7c4      	b.n	80032da <_printf_common+0x62>
 8003350:	2301      	movs	r3, #1
 8003352:	4622      	mov	r2, r4
 8003354:	4639      	mov	r1, r7
 8003356:	4630      	mov	r0, r6
 8003358:	47c0      	blx	r8
 800335a:	3001      	adds	r0, #1
 800335c:	d0e6      	beq.n	800332c <_printf_common+0xb4>
 800335e:	f109 0901 	add.w	r9, r9, #1
 8003362:	e7d7      	b.n	8003314 <_printf_common+0x9c>

08003364 <_printf_i>:
 8003364:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003368:	4617      	mov	r7, r2
 800336a:	7e0a      	ldrb	r2, [r1, #24]
 800336c:	b085      	sub	sp, #20
 800336e:	2a6e      	cmp	r2, #110	; 0x6e
 8003370:	4698      	mov	r8, r3
 8003372:	4606      	mov	r6, r0
 8003374:	460c      	mov	r4, r1
 8003376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003378:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800337c:	f000 80bc 	beq.w	80034f8 <_printf_i+0x194>
 8003380:	d81a      	bhi.n	80033b8 <_printf_i+0x54>
 8003382:	2a63      	cmp	r2, #99	; 0x63
 8003384:	d02e      	beq.n	80033e4 <_printf_i+0x80>
 8003386:	d80a      	bhi.n	800339e <_printf_i+0x3a>
 8003388:	2a00      	cmp	r2, #0
 800338a:	f000 80c8 	beq.w	800351e <_printf_i+0x1ba>
 800338e:	2a58      	cmp	r2, #88	; 0x58
 8003390:	f000 808a 	beq.w	80034a8 <_printf_i+0x144>
 8003394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003398:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800339c:	e02a      	b.n	80033f4 <_printf_i+0x90>
 800339e:	2a64      	cmp	r2, #100	; 0x64
 80033a0:	d001      	beq.n	80033a6 <_printf_i+0x42>
 80033a2:	2a69      	cmp	r2, #105	; 0x69
 80033a4:	d1f6      	bne.n	8003394 <_printf_i+0x30>
 80033a6:	6821      	ldr	r1, [r4, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80033ae:	d023      	beq.n	80033f8 <_printf_i+0x94>
 80033b0:	1d11      	adds	r1, r2, #4
 80033b2:	6019      	str	r1, [r3, #0]
 80033b4:	6813      	ldr	r3, [r2, #0]
 80033b6:	e027      	b.n	8003408 <_printf_i+0xa4>
 80033b8:	2a73      	cmp	r2, #115	; 0x73
 80033ba:	f000 80b4 	beq.w	8003526 <_printf_i+0x1c2>
 80033be:	d808      	bhi.n	80033d2 <_printf_i+0x6e>
 80033c0:	2a6f      	cmp	r2, #111	; 0x6f
 80033c2:	d02a      	beq.n	800341a <_printf_i+0xb6>
 80033c4:	2a70      	cmp	r2, #112	; 0x70
 80033c6:	d1e5      	bne.n	8003394 <_printf_i+0x30>
 80033c8:	680a      	ldr	r2, [r1, #0]
 80033ca:	f042 0220 	orr.w	r2, r2, #32
 80033ce:	600a      	str	r2, [r1, #0]
 80033d0:	e003      	b.n	80033da <_printf_i+0x76>
 80033d2:	2a75      	cmp	r2, #117	; 0x75
 80033d4:	d021      	beq.n	800341a <_printf_i+0xb6>
 80033d6:	2a78      	cmp	r2, #120	; 0x78
 80033d8:	d1dc      	bne.n	8003394 <_printf_i+0x30>
 80033da:	2278      	movs	r2, #120	; 0x78
 80033dc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80033e0:	496e      	ldr	r1, [pc, #440]	; (800359c <_printf_i+0x238>)
 80033e2:	e064      	b.n	80034ae <_printf_i+0x14a>
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80033ea:	1d11      	adds	r1, r2, #4
 80033ec:	6019      	str	r1, [r3, #0]
 80033ee:	6813      	ldr	r3, [r2, #0]
 80033f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033f4:	2301      	movs	r3, #1
 80033f6:	e0a3      	b.n	8003540 <_printf_i+0x1dc>
 80033f8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80033fc:	f102 0104 	add.w	r1, r2, #4
 8003400:	6019      	str	r1, [r3, #0]
 8003402:	d0d7      	beq.n	80033b4 <_printf_i+0x50>
 8003404:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003408:	2b00      	cmp	r3, #0
 800340a:	da03      	bge.n	8003414 <_printf_i+0xb0>
 800340c:	222d      	movs	r2, #45	; 0x2d
 800340e:	425b      	negs	r3, r3
 8003410:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003414:	4962      	ldr	r1, [pc, #392]	; (80035a0 <_printf_i+0x23c>)
 8003416:	220a      	movs	r2, #10
 8003418:	e017      	b.n	800344a <_printf_i+0xe6>
 800341a:	6820      	ldr	r0, [r4, #0]
 800341c:	6819      	ldr	r1, [r3, #0]
 800341e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003422:	d003      	beq.n	800342c <_printf_i+0xc8>
 8003424:	1d08      	adds	r0, r1, #4
 8003426:	6018      	str	r0, [r3, #0]
 8003428:	680b      	ldr	r3, [r1, #0]
 800342a:	e006      	b.n	800343a <_printf_i+0xd6>
 800342c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003430:	f101 0004 	add.w	r0, r1, #4
 8003434:	6018      	str	r0, [r3, #0]
 8003436:	d0f7      	beq.n	8003428 <_printf_i+0xc4>
 8003438:	880b      	ldrh	r3, [r1, #0]
 800343a:	4959      	ldr	r1, [pc, #356]	; (80035a0 <_printf_i+0x23c>)
 800343c:	2a6f      	cmp	r2, #111	; 0x6f
 800343e:	bf14      	ite	ne
 8003440:	220a      	movne	r2, #10
 8003442:	2208      	moveq	r2, #8
 8003444:	2000      	movs	r0, #0
 8003446:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800344a:	6865      	ldr	r5, [r4, #4]
 800344c:	60a5      	str	r5, [r4, #8]
 800344e:	2d00      	cmp	r5, #0
 8003450:	f2c0 809c 	blt.w	800358c <_printf_i+0x228>
 8003454:	6820      	ldr	r0, [r4, #0]
 8003456:	f020 0004 	bic.w	r0, r0, #4
 800345a:	6020      	str	r0, [r4, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d13f      	bne.n	80034e0 <_printf_i+0x17c>
 8003460:	2d00      	cmp	r5, #0
 8003462:	f040 8095 	bne.w	8003590 <_printf_i+0x22c>
 8003466:	4675      	mov	r5, lr
 8003468:	2a08      	cmp	r2, #8
 800346a:	d10b      	bne.n	8003484 <_printf_i+0x120>
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	07da      	lsls	r2, r3, #31
 8003470:	d508      	bpl.n	8003484 <_printf_i+0x120>
 8003472:	6923      	ldr	r3, [r4, #16]
 8003474:	6862      	ldr	r2, [r4, #4]
 8003476:	429a      	cmp	r2, r3
 8003478:	bfde      	ittt	le
 800347a:	2330      	movle	r3, #48	; 0x30
 800347c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003480:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003484:	ebae 0305 	sub.w	r3, lr, r5
 8003488:	6123      	str	r3, [r4, #16]
 800348a:	f8cd 8000 	str.w	r8, [sp]
 800348e:	463b      	mov	r3, r7
 8003490:	aa03      	add	r2, sp, #12
 8003492:	4621      	mov	r1, r4
 8003494:	4630      	mov	r0, r6
 8003496:	f7ff feef 	bl	8003278 <_printf_common>
 800349a:	3001      	adds	r0, #1
 800349c:	d155      	bne.n	800354a <_printf_i+0x1e6>
 800349e:	f04f 30ff 	mov.w	r0, #4294967295
 80034a2:	b005      	add	sp, #20
 80034a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034a8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80034ac:	493c      	ldr	r1, [pc, #240]	; (80035a0 <_printf_i+0x23c>)
 80034ae:	6822      	ldr	r2, [r4, #0]
 80034b0:	6818      	ldr	r0, [r3, #0]
 80034b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80034b6:	f100 0504 	add.w	r5, r0, #4
 80034ba:	601d      	str	r5, [r3, #0]
 80034bc:	d001      	beq.n	80034c2 <_printf_i+0x15e>
 80034be:	6803      	ldr	r3, [r0, #0]
 80034c0:	e002      	b.n	80034c8 <_printf_i+0x164>
 80034c2:	0655      	lsls	r5, r2, #25
 80034c4:	d5fb      	bpl.n	80034be <_printf_i+0x15a>
 80034c6:	8803      	ldrh	r3, [r0, #0]
 80034c8:	07d0      	lsls	r0, r2, #31
 80034ca:	bf44      	itt	mi
 80034cc:	f042 0220 	orrmi.w	r2, r2, #32
 80034d0:	6022      	strmi	r2, [r4, #0]
 80034d2:	b91b      	cbnz	r3, 80034dc <_printf_i+0x178>
 80034d4:	6822      	ldr	r2, [r4, #0]
 80034d6:	f022 0220 	bic.w	r2, r2, #32
 80034da:	6022      	str	r2, [r4, #0]
 80034dc:	2210      	movs	r2, #16
 80034de:	e7b1      	b.n	8003444 <_printf_i+0xe0>
 80034e0:	4675      	mov	r5, lr
 80034e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80034e6:	fb02 3310 	mls	r3, r2, r0, r3
 80034ea:	5ccb      	ldrb	r3, [r1, r3]
 80034ec:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80034f0:	4603      	mov	r3, r0
 80034f2:	2800      	cmp	r0, #0
 80034f4:	d1f5      	bne.n	80034e2 <_printf_i+0x17e>
 80034f6:	e7b7      	b.n	8003468 <_printf_i+0x104>
 80034f8:	6808      	ldr	r0, [r1, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	6949      	ldr	r1, [r1, #20]
 80034fe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003502:	d004      	beq.n	800350e <_printf_i+0x1aa>
 8003504:	1d10      	adds	r0, r2, #4
 8003506:	6018      	str	r0, [r3, #0]
 8003508:	6813      	ldr	r3, [r2, #0]
 800350a:	6019      	str	r1, [r3, #0]
 800350c:	e007      	b.n	800351e <_printf_i+0x1ba>
 800350e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003512:	f102 0004 	add.w	r0, r2, #4
 8003516:	6018      	str	r0, [r3, #0]
 8003518:	6813      	ldr	r3, [r2, #0]
 800351a:	d0f6      	beq.n	800350a <_printf_i+0x1a6>
 800351c:	8019      	strh	r1, [r3, #0]
 800351e:	2300      	movs	r3, #0
 8003520:	6123      	str	r3, [r4, #16]
 8003522:	4675      	mov	r5, lr
 8003524:	e7b1      	b.n	800348a <_printf_i+0x126>
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	1d11      	adds	r1, r2, #4
 800352a:	6019      	str	r1, [r3, #0]
 800352c:	6815      	ldr	r5, [r2, #0]
 800352e:	6862      	ldr	r2, [r4, #4]
 8003530:	2100      	movs	r1, #0
 8003532:	4628      	mov	r0, r5
 8003534:	f7fc fe4c 	bl	80001d0 <memchr>
 8003538:	b108      	cbz	r0, 800353e <_printf_i+0x1da>
 800353a:	1b40      	subs	r0, r0, r5
 800353c:	6060      	str	r0, [r4, #4]
 800353e:	6863      	ldr	r3, [r4, #4]
 8003540:	6123      	str	r3, [r4, #16]
 8003542:	2300      	movs	r3, #0
 8003544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003548:	e79f      	b.n	800348a <_printf_i+0x126>
 800354a:	6923      	ldr	r3, [r4, #16]
 800354c:	462a      	mov	r2, r5
 800354e:	4639      	mov	r1, r7
 8003550:	4630      	mov	r0, r6
 8003552:	47c0      	blx	r8
 8003554:	3001      	adds	r0, #1
 8003556:	d0a2      	beq.n	800349e <_printf_i+0x13a>
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	079b      	lsls	r3, r3, #30
 800355c:	d507      	bpl.n	800356e <_printf_i+0x20a>
 800355e:	2500      	movs	r5, #0
 8003560:	f104 0919 	add.w	r9, r4, #25
 8003564:	68e3      	ldr	r3, [r4, #12]
 8003566:	9a03      	ldr	r2, [sp, #12]
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	429d      	cmp	r5, r3
 800356c:	db05      	blt.n	800357a <_printf_i+0x216>
 800356e:	68e0      	ldr	r0, [r4, #12]
 8003570:	9b03      	ldr	r3, [sp, #12]
 8003572:	4298      	cmp	r0, r3
 8003574:	bfb8      	it	lt
 8003576:	4618      	movlt	r0, r3
 8003578:	e793      	b.n	80034a2 <_printf_i+0x13e>
 800357a:	2301      	movs	r3, #1
 800357c:	464a      	mov	r2, r9
 800357e:	4639      	mov	r1, r7
 8003580:	4630      	mov	r0, r6
 8003582:	47c0      	blx	r8
 8003584:	3001      	adds	r0, #1
 8003586:	d08a      	beq.n	800349e <_printf_i+0x13a>
 8003588:	3501      	adds	r5, #1
 800358a:	e7eb      	b.n	8003564 <_printf_i+0x200>
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1a7      	bne.n	80034e0 <_printf_i+0x17c>
 8003590:	780b      	ldrb	r3, [r1, #0]
 8003592:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003596:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800359a:	e765      	b.n	8003468 <_printf_i+0x104>
 800359c:	08003aca 	.word	0x08003aca
 80035a0:	08003ab9 	.word	0x08003ab9

080035a4 <_sbrk_r>:
 80035a4:	b538      	push	{r3, r4, r5, lr}
 80035a6:	4c06      	ldr	r4, [pc, #24]	; (80035c0 <_sbrk_r+0x1c>)
 80035a8:	2300      	movs	r3, #0
 80035aa:	4605      	mov	r5, r0
 80035ac:	4608      	mov	r0, r1
 80035ae:	6023      	str	r3, [r4, #0]
 80035b0:	f7ff f8a4 	bl	80026fc <_sbrk>
 80035b4:	1c43      	adds	r3, r0, #1
 80035b6:	d102      	bne.n	80035be <_sbrk_r+0x1a>
 80035b8:	6823      	ldr	r3, [r4, #0]
 80035ba:	b103      	cbz	r3, 80035be <_sbrk_r+0x1a>
 80035bc:	602b      	str	r3, [r5, #0]
 80035be:	bd38      	pop	{r3, r4, r5, pc}
 80035c0:	200003a8 	.word	0x200003a8

080035c4 <__sread>:
 80035c4:	b510      	push	{r4, lr}
 80035c6:	460c      	mov	r4, r1
 80035c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035cc:	f000 f896 	bl	80036fc <_read_r>
 80035d0:	2800      	cmp	r0, #0
 80035d2:	bfab      	itete	ge
 80035d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035d6:	89a3      	ldrhlt	r3, [r4, #12]
 80035d8:	181b      	addge	r3, r3, r0
 80035da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035de:	bfac      	ite	ge
 80035e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80035e2:	81a3      	strhlt	r3, [r4, #12]
 80035e4:	bd10      	pop	{r4, pc}

080035e6 <__swrite>:
 80035e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ea:	461f      	mov	r7, r3
 80035ec:	898b      	ldrh	r3, [r1, #12]
 80035ee:	05db      	lsls	r3, r3, #23
 80035f0:	4605      	mov	r5, r0
 80035f2:	460c      	mov	r4, r1
 80035f4:	4616      	mov	r6, r2
 80035f6:	d505      	bpl.n	8003604 <__swrite+0x1e>
 80035f8:	2302      	movs	r3, #2
 80035fa:	2200      	movs	r2, #0
 80035fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003600:	f000 f868 	bl	80036d4 <_lseek_r>
 8003604:	89a3      	ldrh	r3, [r4, #12]
 8003606:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800360a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800360e:	81a3      	strh	r3, [r4, #12]
 8003610:	4632      	mov	r2, r6
 8003612:	463b      	mov	r3, r7
 8003614:	4628      	mov	r0, r5
 8003616:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800361a:	f000 b817 	b.w	800364c <_write_r>

0800361e <__sseek>:
 800361e:	b510      	push	{r4, lr}
 8003620:	460c      	mov	r4, r1
 8003622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003626:	f000 f855 	bl	80036d4 <_lseek_r>
 800362a:	1c43      	adds	r3, r0, #1
 800362c:	89a3      	ldrh	r3, [r4, #12]
 800362e:	bf15      	itete	ne
 8003630:	6560      	strne	r0, [r4, #84]	; 0x54
 8003632:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003636:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800363a:	81a3      	strheq	r3, [r4, #12]
 800363c:	bf18      	it	ne
 800363e:	81a3      	strhne	r3, [r4, #12]
 8003640:	bd10      	pop	{r4, pc}

08003642 <__sclose>:
 8003642:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003646:	f000 b813 	b.w	8003670 <_close_r>
	...

0800364c <_write_r>:
 800364c:	b538      	push	{r3, r4, r5, lr}
 800364e:	4c07      	ldr	r4, [pc, #28]	; (800366c <_write_r+0x20>)
 8003650:	4605      	mov	r5, r0
 8003652:	4608      	mov	r0, r1
 8003654:	4611      	mov	r1, r2
 8003656:	2200      	movs	r2, #0
 8003658:	6022      	str	r2, [r4, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	f7ff f840 	bl	80026e0 <_write>
 8003660:	1c43      	adds	r3, r0, #1
 8003662:	d102      	bne.n	800366a <_write_r+0x1e>
 8003664:	6823      	ldr	r3, [r4, #0]
 8003666:	b103      	cbz	r3, 800366a <_write_r+0x1e>
 8003668:	602b      	str	r3, [r5, #0]
 800366a:	bd38      	pop	{r3, r4, r5, pc}
 800366c:	200003a8 	.word	0x200003a8

08003670 <_close_r>:
 8003670:	b538      	push	{r3, r4, r5, lr}
 8003672:	4c06      	ldr	r4, [pc, #24]	; (800368c <_close_r+0x1c>)
 8003674:	2300      	movs	r3, #0
 8003676:	4605      	mov	r5, r0
 8003678:	4608      	mov	r0, r1
 800367a:	6023      	str	r3, [r4, #0]
 800367c:	f7ff f858 	bl	8002730 <_close>
 8003680:	1c43      	adds	r3, r0, #1
 8003682:	d102      	bne.n	800368a <_close_r+0x1a>
 8003684:	6823      	ldr	r3, [r4, #0]
 8003686:	b103      	cbz	r3, 800368a <_close_r+0x1a>
 8003688:	602b      	str	r3, [r5, #0]
 800368a:	bd38      	pop	{r3, r4, r5, pc}
 800368c:	200003a8 	.word	0x200003a8

08003690 <_fstat_r>:
 8003690:	b538      	push	{r3, r4, r5, lr}
 8003692:	4c07      	ldr	r4, [pc, #28]	; (80036b0 <_fstat_r+0x20>)
 8003694:	2300      	movs	r3, #0
 8003696:	4605      	mov	r5, r0
 8003698:	4608      	mov	r0, r1
 800369a:	4611      	mov	r1, r2
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	f7ff f84a 	bl	8002736 <_fstat>
 80036a2:	1c43      	adds	r3, r0, #1
 80036a4:	d102      	bne.n	80036ac <_fstat_r+0x1c>
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	b103      	cbz	r3, 80036ac <_fstat_r+0x1c>
 80036aa:	602b      	str	r3, [r5, #0]
 80036ac:	bd38      	pop	{r3, r4, r5, pc}
 80036ae:	bf00      	nop
 80036b0:	200003a8 	.word	0x200003a8

080036b4 <_isatty_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	4c06      	ldr	r4, [pc, #24]	; (80036d0 <_isatty_r+0x1c>)
 80036b8:	2300      	movs	r3, #0
 80036ba:	4605      	mov	r5, r0
 80036bc:	4608      	mov	r0, r1
 80036be:	6023      	str	r3, [r4, #0]
 80036c0:	f7ff f83e 	bl	8002740 <_isatty>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d102      	bne.n	80036ce <_isatty_r+0x1a>
 80036c8:	6823      	ldr	r3, [r4, #0]
 80036ca:	b103      	cbz	r3, 80036ce <_isatty_r+0x1a>
 80036cc:	602b      	str	r3, [r5, #0]
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	200003a8 	.word	0x200003a8

080036d4 <_lseek_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	4c07      	ldr	r4, [pc, #28]	; (80036f4 <_lseek_r+0x20>)
 80036d8:	4605      	mov	r5, r0
 80036da:	4608      	mov	r0, r1
 80036dc:	4611      	mov	r1, r2
 80036de:	2200      	movs	r2, #0
 80036e0:	6022      	str	r2, [r4, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f7ff f82e 	bl	8002744 <_lseek>
 80036e8:	1c43      	adds	r3, r0, #1
 80036ea:	d102      	bne.n	80036f2 <_lseek_r+0x1e>
 80036ec:	6823      	ldr	r3, [r4, #0]
 80036ee:	b103      	cbz	r3, 80036f2 <_lseek_r+0x1e>
 80036f0:	602b      	str	r3, [r5, #0]
 80036f2:	bd38      	pop	{r3, r4, r5, pc}
 80036f4:	200003a8 	.word	0x200003a8

080036f8 <__malloc_lock>:
 80036f8:	4770      	bx	lr

080036fa <__malloc_unlock>:
 80036fa:	4770      	bx	lr

080036fc <_read_r>:
 80036fc:	b538      	push	{r3, r4, r5, lr}
 80036fe:	4c07      	ldr	r4, [pc, #28]	; (800371c <_read_r+0x20>)
 8003700:	4605      	mov	r5, r0
 8003702:	4608      	mov	r0, r1
 8003704:	4611      	mov	r1, r2
 8003706:	2200      	movs	r2, #0
 8003708:	6022      	str	r2, [r4, #0]
 800370a:	461a      	mov	r2, r3
 800370c:	f7fe ffda 	bl	80026c4 <_read>
 8003710:	1c43      	adds	r3, r0, #1
 8003712:	d102      	bne.n	800371a <_read_r+0x1e>
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	b103      	cbz	r3, 800371a <_read_r+0x1e>
 8003718:	602b      	str	r3, [r5, #0]
 800371a:	bd38      	pop	{r3, r4, r5, pc}
 800371c:	200003a8 	.word	0x200003a8

08003720 <_init>:
 8003720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003722:	bf00      	nop
 8003724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003726:	bc08      	pop	{r3}
 8003728:	469e      	mov	lr, r3
 800372a:	4770      	bx	lr

0800372c <_fini>:
 800372c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372e:	bf00      	nop
 8003730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003732:	bc08      	pop	{r3}
 8003734:	469e      	mov	lr, r3
 8003736:	4770      	bx	lr
