/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [45:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((_00_ | _01_) & celloutsig_0_1z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z[7] | celloutsig_0_0z[6]) & celloutsig_0_5z[5]);
  assign celloutsig_1_9z = celloutsig_1_0z | celloutsig_1_6z[1];
  assign celloutsig_1_4z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_0_4z = in_data[51:44] + in_data[67:60];
  reg [4:0] _08_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 5'h00;
    else _08_ <= celloutsig_0_1z[5:1];
  assign { _01_, _02_[3:2], _00_, _02_[0] } = _08_;
  assign celloutsig_1_0z = in_data[143:124] >= in_data[171:152];
  assign celloutsig_1_10z = celloutsig_1_6z[2:0] >= { celloutsig_1_5z[3:2], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z } >= { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z } >= { celloutsig_1_6z[2:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z } >= { in_data[175:173], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[153:152], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_13z } >= { celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z[3:2], celloutsig_1_2z, celloutsig_1_5z[2], celloutsig_1_5z[3:2], celloutsig_1_2z, celloutsig_1_5z[2], celloutsig_1_15z };
  assign celloutsig_1_15z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z } <= { in_data[156:155], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_7z = { in_data[128:126], celloutsig_1_0z } < { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z } < { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_5z = _00_ ? in_data[72:67] : { celloutsig_0_3z, _01_, _02_[3:2], 1'h0, _02_[0] };
  assign celloutsig_0_1z = in_data[35] ? celloutsig_0_0z[11:6] : in_data[43:38];
  assign celloutsig_1_5z[3:2] = celloutsig_1_3z ? { 1'h1, celloutsig_1_1z } : { celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_1z ? { in_data[133], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } : { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~ in_data[78:67];
  assign celloutsig_0_7z = | { celloutsig_0_5z[1:0], celloutsig_0_5z };
  assign celloutsig_1_1z = | { in_data[177:171], celloutsig_1_0z };
  assign celloutsig_1_2z = | { in_data[134:129], celloutsig_1_1z };
  assign celloutsig_1_13z = | { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_3z = ~^ { in_data[185:174], celloutsig_1_1z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_17z = ~^ { in_data[110:100], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_1_19z = { in_data[169:152], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z } >> { in_data[182:159], celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_5z[3:2], celloutsig_1_2z, celloutsig_1_5z[2], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_14z };
  assign { _02_[4], _02_[1] } = { _01_, _00_ };
  assign celloutsig_1_5z[1:0] = { celloutsig_1_2z, celloutsig_1_5z[2] };
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[44:13], celloutsig_0_6z, celloutsig_0_7z };
endmodule
