<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='603' type='void llvm::CodeGenSchedModels::createInstRWClass(llvm::Record * InstRWDef)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='887' u='c' c='_ZN4llvm18CodeGenSchedModels19collectSchedClassesEv'/>
<def f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1040' ll='1137' type='void llvm::CodeGenSchedModels::createInstRWClass(llvm::Record * InstRWDef)'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1038'>// Create classes for each set of opcodes that are in the same InstReadWrite
// definition across all processors.</doc>
