// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fir2dim_hwa_HH_
#define _fir2dim_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fir2dim_hwa_fadd_bkb.h"
#include "fir2dim_hwa_fmul_cud.h"

namespace ap_rtl {

struct fir2dim_hwa : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > fir2dim_coefficients_address0;
    sc_out< sc_logic > fir2dim_coefficients_ce0;
    sc_in< sc_lv<32> > fir2dim_coefficients_q0;
    sc_out< sc_lv<4> > fir2dim_coefficients_address1;
    sc_out< sc_logic > fir2dim_coefficients_ce1;
    sc_in< sc_lv<32> > fir2dim_coefficients_q1;
    sc_out< sc_lv<4> > fir2dim_image_address0;
    sc_out< sc_logic > fir2dim_image_ce0;
    sc_out< sc_logic > fir2dim_image_we0;
    sc_out< sc_lv<32> > fir2dim_image_d0;
    sc_in< sc_lv<32> > fir2dim_image_q0;
    sc_out< sc_lv<4> > fir2dim_image_address1;
    sc_out< sc_logic > fir2dim_image_ce1;
    sc_out< sc_logic > fir2dim_image_we1;
    sc_out< sc_lv<32> > fir2dim_image_d1;
    sc_in< sc_lv<32> > fir2dim_image_q1;
    sc_out< sc_lv<6> > fir2dim_array_address0;
    sc_out< sc_logic > fir2dim_array_ce0;
    sc_in< sc_lv<32> > fir2dim_array_q0;
    sc_out< sc_lv<6> > fir2dim_array_address1;
    sc_out< sc_logic > fir2dim_array_ce1;
    sc_in< sc_lv<32> > fir2dim_array_q1;
    sc_out< sc_lv<4> > fir2dim_output_address0;
    sc_out< sc_logic > fir2dim_output_ce0;
    sc_out< sc_logic > fir2dim_output_we0;
    sc_out< sc_lv<32> > fir2dim_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    fir2dim_hwa(sc_module_name name);
    SC_HAS_PROCESS(fir2dim_hwa);

    ~fir2dim_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fir2dim_hwa_fadd_bkb<1,5,32,32,32>* fir2dim_hwa_fadd_bkb_U1;
    fir2dim_hwa_fadd_bkb<1,5,32,32,32>* fir2dim_hwa_fadd_bkb_U2;
    fir2dim_hwa_fmul_cud<1,4,32,32,32>* fir2dim_hwa_fmul_cud_U3;
    fir2dim_hwa_fmul_cud<1,4,32,32,32>* fir2dim_hwa_fmul_cud_U4;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_256;
    sc_signal< sc_lv<5> > poutput_0_idx_reg_267;
    sc_signal< sc_lv<3> > k_reg_278;
    sc_signal< sc_lv<3> > poutput_1_rec_reg_289;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_355_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_618;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_618;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_361_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_622;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > poutput_0_idx_mid2_fu_433_p3;
    sc_signal< sc_lv<5> > poutput_0_idx_mid2_reg_627;
    sc_signal< sc_lv<3> > k_mid2_fu_441_p3;
    sc_signal< sc_lv<3> > k_mid2_reg_632;
    sc_signal< sc_lv<5> > poutput_0_idx1_fu_457_p2;
    sc_signal< sc_lv<5> > poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter3_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter4_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter5_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter6_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter7_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter8_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter9_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter10_poutput_0_idx1_reg_637;
    sc_signal< sc_lv<6> > tmp_2_fu_463_p2;
    sc_signal< sc_lv<6> > tmp_2_reg_642;
    sc_signal< sc_lv<3> > f_fu_478_p2;
    sc_signal< sc_lv<3> > f_reg_652;
    sc_signal< sc_lv<7> > tmp_3_cast_fu_484_p1;
    sc_signal< sc_lv<7> > tmp_3_cast_reg_657;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<32> > fir2dim_coefficients_11_reg_682;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<32> > fir2dim_coefficients_13_reg_712;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<32> > fir2dim_coefficients_15_reg_742;
    sc_signal< sc_lv<32> > grp_fu_309_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_752;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > fir2dim_coefficients_17_reg_777;
    sc_signal< sc_lv<32> > tmp_5_1_reg_787;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > grp_fu_315_p2;
    sc_signal< sc_lv<32> > tmp_5_2_reg_792;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_5_2_reg_792;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_5_2_reg_792;
    sc_signal< sc_lv<32> > tmp_8_reg_812;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_8_reg_812;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_8_reg_812;
    sc_signal< sc_lv<32> > tmp_8_1_reg_817;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_8_1_reg_817;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_8_1_reg_817;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_8_1_reg_817;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_8_1_reg_817;
    sc_signal< sc_lv<32> > tmp_8_2_reg_822;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_8_2_reg_822;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_8_2_reg_822;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_8_2_reg_822;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_8_2_reg_822;
    sc_signal< sc_lv<32> > tmp_s_reg_827;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_s_reg_827;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_s_reg_827;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_s_reg_827;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_s_reg_827;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_s_reg_827;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_s_reg_827;
    sc_signal< sc_lv<32> > tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_1_1_reg_832;
    sc_signal< sc_lv<32> > tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_1_2_reg_837;
    sc_signal< sc_lv<32> > grp_fu_300_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_842;
    sc_signal< sc_lv<32> > grp_fu_305_p2;
    sc_signal< sc_lv<32> > tmp_6_1_reg_847;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_6_2_reg_852;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_9_reg_857;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_9_1_reg_862;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > tmp_9_2_reg_867;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > tmp_7_reg_872;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<32> > tmp_10_1_reg_877;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > tmp_10_2_reg_882;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_260_p4;
    sc_signal< sc_lv<5> > poutput_0_idx_phi_fu_271_p4;
    sc_signal< sc_lv<3> > k_phi_fu_282_p4;
    sc_signal< sc_lv<3> > poutput_1_rec_phi_fu_293_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_473_p1;
    sc_signal< sc_lv<64> > sum8_1_cast_fu_493_p1;
    sc_signal< sc_lv<64> > sum8_2_cast_fu_504_p1;
    sc_signal< sc_lv<64> > sum_cast_fu_514_p1;
    sc_signal< sc_lv<64> > sum10_1_cast_fu_524_p1;
    sc_signal< sc_lv<64> > sum10_2_cast_fu_534_p1;
    sc_signal< sc_lv<64> > sum1_cast_fu_544_p1;
    sc_signal< sc_lv<64> > sum12_1_cast_fu_554_p1;
    sc_signal< sc_lv<64> > sum12_2_cast_fu_564_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_cast_fu_569_p1;
    sc_signal< sc_lv<32> > grp_fu_300_p0;
    sc_signal< sc_lv<32> > grp_fu_300_p1;
    sc_signal< sc_lv<32> > grp_fu_305_p0;
    sc_signal< sc_lv<32> > grp_fu_305_p1;
    sc_signal< sc_lv<32> > grp_fu_309_p0;
    sc_signal< sc_lv<32> > grp_fu_309_p1;
    sc_signal< sc_lv<32> > grp_fu_315_p1;
    sc_signal< sc_lv<2> > tmp_1_fu_323_p1;
    sc_signal< sc_lv<5> > p_shl_fu_327_p3;
    sc_signal< sc_lv<3> > tmp_10_fu_339_p2;
    sc_signal< sc_lv<6> > p_shl_cast_fu_335_p1;
    sc_signal< sc_lv<6> > p_shl1_cast_fu_345_p1;
    sc_signal< sc_lv<1> > exitcond_fu_367_p2;
    sc_signal< sc_lv<3> > k_s_fu_381_p2;
    sc_signal< sc_lv<2> > tmp_11_fu_387_p1;
    sc_signal< sc_lv<5> > p_shl_mid1_fu_391_p3;
    sc_signal< sc_lv<3> > tmp_12_fu_403_p2;
    sc_signal< sc_lv<6> > p_shl_cast_mid1_fu_399_p1;
    sc_signal< sc_lv<6> > p_shl1_cast_mid1_fu_409_p1;
    sc_signal< sc_lv<6> > tmp_mid1_fu_413_p2;
    sc_signal< sc_lv<6> > tmp_fu_349_p2;
    sc_signal< sc_lv<5> > tmp_13_fu_427_p2;
    sc_signal< sc_lv<3> > poutput_1_rec_mid2_fu_373_p3;
    sc_signal< sc_lv<5> > poutput_1_rec_cast3_fu_449_p1;
    sc_signal< sc_lv<6> > f_cast_fu_453_p1;
    sc_signal< sc_lv<6> > tmp_mid2_fu_419_p3;
    sc_signal< sc_lv<32> > tmp_2_cast_fu_469_p1;
    sc_signal< sc_lv<7> > sum8_1_fu_487_p2;
    sc_signal< sc_lv<7> > sum8_2_fu_498_p2;
    sc_signal< sc_lv<7> > sum_fu_509_p2;
    sc_signal< sc_lv<7> > sum10_1_fu_519_p2;
    sc_signal< sc_lv<7> > sum10_2_fu_529_p2;
    sc_signal< sc_lv<7> > sum1_fu_539_p2;
    sc_signal< sc_lv<7> > sum12_1_fu_549_p2;
    sc_signal< sc_lv<7> > sum12_2_fu_559_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state57;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state57;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<7> ap_const_lv7_D;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state57();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_355_p2();
    void thread_exitcond_fu_367_p2();
    void thread_f_cast_fu_453_p1();
    void thread_f_fu_478_p2();
    void thread_fir2dim_array_address0();
    void thread_fir2dim_array_address1();
    void thread_fir2dim_array_ce0();
    void thread_fir2dim_array_ce1();
    void thread_fir2dim_coefficients_address0();
    void thread_fir2dim_coefficients_address1();
    void thread_fir2dim_coefficients_ce0();
    void thread_fir2dim_coefficients_ce1();
    void thread_fir2dim_image_address0();
    void thread_fir2dim_image_address1();
    void thread_fir2dim_image_ce0();
    void thread_fir2dim_image_ce1();
    void thread_fir2dim_image_d0();
    void thread_fir2dim_image_d1();
    void thread_fir2dim_image_we0();
    void thread_fir2dim_image_we1();
    void thread_fir2dim_output_address0();
    void thread_fir2dim_output_ce0();
    void thread_fir2dim_output_d0();
    void thread_fir2dim_output_we0();
    void thread_grp_fu_300_p0();
    void thread_grp_fu_300_p1();
    void thread_grp_fu_305_p0();
    void thread_grp_fu_305_p1();
    void thread_grp_fu_309_p0();
    void thread_grp_fu_309_p1();
    void thread_grp_fu_315_p1();
    void thread_indvar_flatten_next_fu_361_p2();
    void thread_indvar_flatten_phi_fu_260_p4();
    void thread_k_mid2_fu_441_p3();
    void thread_k_phi_fu_282_p4();
    void thread_k_s_fu_381_p2();
    void thread_p_shl1_cast_fu_345_p1();
    void thread_p_shl1_cast_mid1_fu_409_p1();
    void thread_p_shl_cast_fu_335_p1();
    void thread_p_shl_cast_mid1_fu_399_p1();
    void thread_p_shl_fu_327_p3();
    void thread_p_shl_mid1_fu_391_p3();
    void thread_poutput_0_idx1_cast_fu_569_p1();
    void thread_poutput_0_idx1_fu_457_p2();
    void thread_poutput_0_idx_mid2_fu_433_p3();
    void thread_poutput_0_idx_phi_fu_271_p4();
    void thread_poutput_1_rec_cast3_fu_449_p1();
    void thread_poutput_1_rec_mid2_fu_373_p3();
    void thread_poutput_1_rec_phi_fu_293_p4();
    void thread_sum10_1_cast_fu_524_p1();
    void thread_sum10_1_fu_519_p2();
    void thread_sum10_2_cast_fu_534_p1();
    void thread_sum10_2_fu_529_p2();
    void thread_sum12_1_cast_fu_554_p1();
    void thread_sum12_1_fu_549_p2();
    void thread_sum12_2_cast_fu_564_p1();
    void thread_sum12_2_fu_559_p2();
    void thread_sum1_cast_fu_544_p1();
    void thread_sum1_fu_539_p2();
    void thread_sum8_1_cast_fu_493_p1();
    void thread_sum8_1_fu_487_p2();
    void thread_sum8_2_cast_fu_504_p1();
    void thread_sum8_2_fu_498_p2();
    void thread_sum_cast_fu_514_p1();
    void thread_sum_fu_509_p2();
    void thread_tmp_10_fu_339_p2();
    void thread_tmp_11_fu_387_p1();
    void thread_tmp_12_fu_403_p2();
    void thread_tmp_13_fu_427_p2();
    void thread_tmp_1_fu_323_p1();
    void thread_tmp_2_cast_fu_469_p1();
    void thread_tmp_2_fu_463_p2();
    void thread_tmp_3_cast_fu_484_p1();
    void thread_tmp_3_fu_473_p1();
    void thread_tmp_fu_349_p2();
    void thread_tmp_mid1_fu_413_p2();
    void thread_tmp_mid2_fu_419_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
