/******************************************************************************
*
* CAEN SpA - Front End Division
* Via Vetraia, 11 - 55049 - Viareggio ITALY
* +390594388398 - www.caen.it
*
***************************************************************************//**
* \note TERMS OF USE:
* This program is free software; you can redistribute it and/or modify it under
* the terms of the GNU General Public License as published by the Free Software
* Foundation. This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. The user relies on the
* software, documentation and results solely at his own risk.
******************************************************************************/

#ifndef _REGISTERS_5215_H
#define _REGISTERS_5215_H				// Protect against multiple inclusion

// *****************************************************************
// Virtual Registers of the concentrator
// *****************************************************************
// Register virtual address map
#define VR_IO_STANDARD				0	// IO standard (NIM or TTL). Applies to all I/Os
#define VR_IO_FA_DIR				1	// Direction of FA
#define VR_IO_FB_DIR				2
#define VR_IO_RA_DIR				3
#define VR_IO_RB_DIR				4
#define VR_IO_FA_FN					5	// Function of FA when used as output
#define VR_IO_FB_FN					6
#define VR_IO_RA_FN					7
#define VR_IO_RB_FN					8
#define VR_IO_FOUT_FN				9	// Funtion of the eigth F_OUT
#define VR_IO_VETO_FN				10	// Veto source
#define VR_IO_FIN_MASK				11	// F_IN enable mask
#define VR_IO_FOUT_MASK				12	// F_OUT enable mask
#define VR_IO_REG_VALUE				13	// Register controlled I/O
#define VR_IO_TP_PERIOD				14	// Internal Test Pulse period
#define VR_IO_TP_WIDTH				15	// Internal Test Pulse width
#define VR_IO_CLK_SOURCE			16	// Clock source
#define VR_IO_SYNC_OUT_A_FN			17	// Function of SYNC_OUT (RJ45)
#define VR_IO_SYNC_OUT_B_FN			18
#define VR_IO_SYNC_OUT_C_FN			19
#define VR_IO_MASTER_SALVE			20	// Board is master or slave
#define VR_IO_SYNC_PULSE_WIDTH		21	// Sync pulse width
#define VR_IO_SYNC_SEND				22	// Send a sync pulse
#define VR_SYNC_DELAY				23	// node to node delay in the daisy chain (used to fine tune the sync skew)
#define VR_FIN_MAJORITY				24
#define VR_IO_PPS_SOURCE			25
#define VR_IO_PLL_STATUS			26
#define VR_IO_LED_TEST_1			27
#define VR_IO_LED_TEST_2			28
#define VR_DMA_FLAGS_INFO			29  // Almost Full level of the INFO buffer (event descriptor table)
#define VR_DMA_FLAGS_DATA			30  // Almost Full level of the DATA buffer (event payload)
#define VR_ENABLED_LINKS			31  // Enable mask of the optical links
#define VR_IO_DEBUG					32  // Digital Probes (allows some internal signals to be routed to the FA/FB outputs)


// Register values
#define VR_IO_SYNCSOURCE_ZERO		0
#define VR_IO_SYNCSOURCE_SW_PULSE	1
#define VR_IO_SYNCSOURCE_SW_REG		2
#define VR_IO_SYNCSOURCE_FA			3
#define VR_IO_SYNCSOURCE_FB			4
#define VR_IO_SYNCSOURCE_RA			5
#define VR_IO_SYNCSOURCE_RB			6
#define VR_IO_SYNCSOURCE_GPS_PPS	7
#define VR_IO_SYNCSOURCE_CLK_REF	8

#define VR_IO_BOARD_MODE_MASTER		0
#define VR_IO_BOARD_MODE_SLAVE		1

#define VR_IO_STANDARD_IO_NIM		0
#define VR_IO_STANDARD_IO_TLL		1

#define VR_IO_DIRECTION_OUT			0
#define VR_IO_DIRECTION_IN_R50		1
#define VR_IO_DIRECTION_IN_HIZ		2

#define VR_IO_FUNCTION_REGISTER		0
#define VR_IO_FUNCTION_LOGIC_OR		1
#define VR_IO_FUNCTION_LOGIC_AND	2
#define VR_IO_FUNCTION_MAJORITY		3
#define VR_IO_FUNCTION_TEST_PULSE	4
#define VR_IO_FUNCTION_SYNC			5
#define VR_IO_FUNCTION_FA_IN		6
#define VR_IO_FUNCTION_FB_IN		7
#define VR_IO_FUNCTION_RA_IN		8
#define VR_IO_FUNCTION_RB_IN		9
#define VR_IO_FUNCTION_ZERO			15

#define VR_IO_CLKSOURCE_INTERNAL	0
#define VR_IO_CLKSOURCE_LEMO		1
#define VR_IO_CLKSOURCE_SYNC		2
#define VR_IO_CLKSOURCE_RA			3

// Digital Probes (for debug)
#define VR_DPROBE_MON_TX_SYNC_SHORT         0x01  // sending periodic synch (short)
#define VR_DPROBE_MON_TX_SYNC_ALIGN         0x02  // link alignment in progress
#define VR_DPROBE_MON_TX_SYNC_LONG          0x03  // sending periodic synch (long)
#define VR_DPROBE_MON_TX_TIMING_SEND        0x04  // sending Timing *T0
#define VR_DPROBE_MON_TX_NORMAL_SEND        0x05  // FSM low level TX is in the state ready to transmit standard packets (reg/cmd)
#define VR_DPROBE_MON_TX_TLAST_SEND         0x06  // FSM low level TX is transmetting last word
#define VR_DPROBE_MON_TX_DATA_SEND          0x07  // FSM low level TX is transmetting a standard packets (reg/cmd)
#define VR_DPROBE_MON_TX_SYNC_PENDING       0x08  // Periodic synch is pending
#define VR_DPROBE_MON_TX_FIFOFULL           0x09  // TX fifo full, commands and re access will be lost
#define VR_DPROBE_MON_TX_TVALID             0x0A  // tvalid fifo tx
#define VR_DPROBE_MON_TX_TREADY             0x0B  // tready fifo tx
#define VR_DPROBE_SC_BUSY                   0x10  // register cmd interface busy
#define VR_DPROBE_SC_DATA_WR                0x11  // data to write 
#define VR_DPROBE_SC_INT_RD                 0x12  // read operation request
#define VR_DPROBE_SC_INT_WR                 0x13  // write operation request
#define VR_DPROBE_SC_COMMIT                 0x14  // packet commit 
#define VR_DPROBE_SC_ACK                    0x15  // ack to commit request
#define VR_DPROBE_SC_NACK                   0x16  // nack to commit request
#define VR_DPROBE_STR_SOP                   0x17  // start incoming data packet 
#define VR_DPROBE_STR_EOP                   0x18  // end incoming data packet 
#define VR_DPROBE_STR_EOB                   0x19  // end of train
#define VR_DPROBE_STR_DATA_VALID            0x20  // data valid (read)
#define VR_DPROBE_CMD_BUSY                  0x21  // command interface busy
#define VR_DPROBE_CMD_COMMIT                0x22  // sending command from CPU 
#define VR_DPROBE_ENUMERATEBOARD            0x23  // request of enumeration
#define VR_DPROBE_ENUMERATION_COMPLETED     0x24  // enumeration completed
#define VR_DPROBE_SEND_T0                   0x25  // send T0
#define VR_DPROBE_G_REINIT_LINK             0x26  // reinitialize link
#define VR_DPROBE_READOUT_READY             0x27  // readout ready
#define VR_DPROBE_MON_AXSM_WRITEREG         0x30  // FSM protocol is sending a reg read 
#define VR_DPROBE_MON_AXSM_READREG          0x31  // FSM protocol is sending a reg write
#define VR_DPROBE_MON_AXSM_SENDCMD          0x32  // FSM protocol is sending a command 
#define VR_DPROBE_MON_AXSM_SENDTOKEN        0x33  // FSM protocol is sending a token (start of train)
#define VR_DPROBE_MON_AXSM_PENDING_TOKEN    0x34  // a token is pending (= is circulating)
#define VR_DPROBE_MON_AXSM_PENDING_REG      0x35  // pending send register


#endif

