Fitter report for SOC
Fri Sep 04 08:31:24 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. I/O Assignment Warnings
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Non-Global High Fan-Out Signals
 19. Fitter RAM Summary
 20. I/O Rules Summary
 21. I/O Rules Details
 22. I/O Rules Matrix
 23. Fitter Device Options
 24. Operating Settings and Conditions
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Failed - Fri Sep 04 08:31:23 2020           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; SOC                                         ;
; Top-level Entity Name           ; DE1_Toplevel                                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEFA2F23I7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,417 / 9,430 ( 36 % )                      ;
; Total registers                 ; 3581                                        ;
; Total pins                      ; 283 / 224 ( 126 % )                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 107,520 / 1,802,240 ( 6 % )                 ;
; Total RAM Blocks                ; 0 / 176 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 4 ( 25 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEFA2F23I7                           ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                   ;
+---------------------+------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]    ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------+----------------------------+--------------------------+
; Placement (by node) ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                     ;                  ;                            ;                          ;
; Routing (by net)    ;                  ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,417 / 9,430       ; 36 %  ;
; ALMs needed [=A-B+C]                                        ; 3,417               ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,417 / 9,430       ; 36 %  ;
;         [a] ALMs used for LUT logic and registers           ; 930                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,626               ;       ;
;         [c] ALMs used for registers                         ; 861                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 0 / 9,430           ; 0 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9,430           ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 0                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                   ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; No fit              ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 381 / 943           ; 40 %  ;
;     -- Logic LABs                                           ; 381                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 5,107               ;       ;
;     -- 7 input functions                                    ; 77                  ;       ;
;     -- 6 input functions                                    ; 1,074               ;       ;
;     -- 5 input functions                                    ; 1,240               ;       ;
;     -- 4 input functions                                    ; 972                 ;       ;
;     -- <=3 input functions                                  ; 1,744               ;       ;
; Combinational ALUT usage for route-throughs                 ; 0                   ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 3,581               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 3,581 / 18,860      ; 19 %  ;
;         -- Secondary logic registers                        ; 0 / 18,860          ; 0 %   ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 3,581               ;       ;
;         -- Routing optimization registers                   ; 0                   ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 0                   ;       ;
; I/O pins                                                    ; 283 / 224           ; 126 % ;
;     -- Clock pins                                           ; 0 / 9               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 11              ; 0 %   ;
;                                                             ;                     ;       ;
; M10K blocks                                                 ; 14 / 176            ; 8 %   ;
; Total MLAB memory bits                                      ; 0                   ;       ;
; Total block memory bits                                     ; 107,520 / 1,802,240 ; 6 %   ;
; Total block memory implementation bits                      ; 143,360 / 1,802,240 ; 8 %   ;
;                                                             ;                     ;       ;
; Total DSP Blocks                                            ; 0 / 25              ; 0 %   ;
;                                                             ;                     ;       ;
; Fractional PLLs                                             ; 1 / 4               ; 25 %  ;
; Global signals                                              ; 0                   ;       ;
;     -- Global clocks                                        ; 0 / 16              ; 0 %   ;
;     -- Quadrant clocks                                      ; 0 / 88              ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68              ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68              ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3               ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1               ; 0 %   ;
; Maximum fan-out                                             ; 1951                ;       ;
; Highest non-global fan-out                                  ; 1951                ;       ;
; Total fan-out                                               ; 35875               ;       ;
; Average fan-out                                             ; 3.78                ;       ;
+-------------------------------------------------------------+---------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                         ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name        ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; CLOCK_24[0] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; CLOCK_24[1] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; CLOCK_27[0] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; CLOCK_27[1] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; CLOCK_50    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; EXT_CLOCK   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]      ; Unassigned ; --       ; 25                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; KEY[1]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; KEY[2]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; KEY[3]      ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SD_DAT      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[0]       ; Unassigned ; --       ; 25                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[1]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[2]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[3]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[4]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[5]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[6]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[7]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[8]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; SW[9]       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; TCK         ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; TCS         ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; TDI         ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
; UART_RXD    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; Fitter               ; no        ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_ADCLRCK   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; AUD_DACDAT    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; AUD_DACLRCK   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; AUD_XCK       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[0]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[10] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[11] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[1]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[2]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[3]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[4]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[5]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[6]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[7]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_BA_0     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_BA_1     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CAS_N    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CKE      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CLK      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CS_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_LDQM     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_RAS_N    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_UDQM     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_WE_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[0]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[10]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[11]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[12]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[13]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[14]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[15]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[16]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[17]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[18]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[19]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[1]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[20]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[21]   ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[2]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[3]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[4]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[5]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[6]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[7]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[8]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_ADDR[9]    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_CE_N       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_OE_N       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_RST_N      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FL_WE_N       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[0]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[1]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[2]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[3]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[4]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[5]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[6]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[0]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[1]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[2]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[3]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[4]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[5]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[6]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[0]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[1]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[2]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[3]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[4]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[5]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[6]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[0]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[1]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[2]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[3]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[4]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[5]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[6]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; I2C_SCLK      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[0]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[1]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[2]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[3]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[4]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[5]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[6]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[7]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[1]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[2]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[3]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[4]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[5]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[6]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[7]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[8]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[9]       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SD_CLK        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SD_CMD        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SD_DAT3       ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[0]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[10] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[11] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[12] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[13] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[14] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[15] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[16] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[17] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[1]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[2]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[3]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[4]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[5]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[6]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[7]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[8]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_ADDR[9]  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_CE_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_LB_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_OE_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_UB_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SRAM_WE_N     ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TDO           ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; UART_TXD      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[0]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[1]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[2]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_B[3]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[0]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[1]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[2]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_G[3]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_HS        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[0]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[1]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[2]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_R[3]      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_VS        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+---------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Name        ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                               ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; AUD_BCLK    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; DRAM_DQ[0]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[10] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[11] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[12] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[13] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[14] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[15] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[1]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[2]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[3]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[4]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[5]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[6]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[7]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[8]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; DRAM_DQ[9]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite (inverted)                                                ;
; FL_DQ[0]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[1]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[2]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[3]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[4]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[5]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[6]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; FL_DQ[7]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[0]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[10]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[11]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[12]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[13]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[14]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[15]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[16]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[17]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[18]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[19]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[1]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[20]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[21]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[22]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[23]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[24]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[25]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[26]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[27]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[28]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[29]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[2]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[30]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[31]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[32]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[33]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[34]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[35]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[3]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[4]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[5]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[6]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[7]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[8]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_0[9]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[0]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[10]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[11]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[12]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[13]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[14]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[15]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[16]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[17]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[18]  ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse|ps2_clk_out (inverted)    ;
; GPIO_1[19]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse|ps2_dat_out (inverted)    ;
; GPIO_1[1]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[20]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[21]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[22]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[23]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[24]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[25]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[26]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[27]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[28]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[29]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[2]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[30]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[31]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[32]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[33]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[34]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[35]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[3]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[4]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[5]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[6]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[7]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[8]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; GPIO_1[9]   ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; I2C_SDAT    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; PS2_CLK     ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|ps2_clk_out (inverted) ;
; PS2_DAT     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|ps2_dat_out (inverted) ;
; SRAM_DQ[0]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[10] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[11] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[12] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[13] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[14] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[15] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[1]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[2]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[3]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[4]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[5]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[6]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[7]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[8]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
; SRAM_DQ[9]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                 ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; 2A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 0 / 48 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 32 ( 0 % ) ; 3.3V          ; --           ; 3.3V          ;
; Unknown  ; 283            ; --            ;              ;               ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N2       ; 26         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; SD_DAT3       ; Missing drive strength and slew rate ;
; UART_TXD      ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; SD_CMD        ; Missing drive strength and slew rate ;
; SD_CLK        ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; FL_ADDR[0]    ; Missing drive strength and slew rate ;
; FL_ADDR[1]    ; Missing drive strength and slew rate ;
; FL_ADDR[2]    ; Missing drive strength and slew rate ;
; FL_ADDR[3]    ; Missing drive strength and slew rate ;
; FL_ADDR[4]    ; Missing drive strength and slew rate ;
; FL_ADDR[5]    ; Missing drive strength and slew rate ;
; FL_ADDR[6]    ; Missing drive strength and slew rate ;
; FL_ADDR[7]    ; Missing drive strength and slew rate ;
; FL_ADDR[8]    ; Missing drive strength and slew rate ;
; FL_ADDR[9]    ; Missing drive strength and slew rate ;
; FL_ADDR[10]   ; Missing drive strength and slew rate ;
; FL_ADDR[11]   ; Missing drive strength and slew rate ;
; FL_ADDR[12]   ; Missing drive strength and slew rate ;
; FL_ADDR[13]   ; Missing drive strength and slew rate ;
; FL_ADDR[14]   ; Missing drive strength and slew rate ;
; FL_ADDR[15]   ; Missing drive strength and slew rate ;
; FL_ADDR[16]   ; Missing drive strength and slew rate ;
; FL_ADDR[17]   ; Missing drive strength and slew rate ;
; FL_ADDR[18]   ; Missing drive strength and slew rate ;
; FL_ADDR[19]   ; Missing drive strength and slew rate ;
; FL_ADDR[20]   ; Missing drive strength and slew rate ;
; FL_ADDR[21]   ; Missing drive strength and slew rate ;
; FL_WE_N       ; Missing drive strength and slew rate ;
; FL_RST_N      ; Missing drive strength and slew rate ;
; FL_OE_N       ; Missing drive strength and slew rate ;
; FL_CE_N       ; Missing drive strength and slew rate ;
; SRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; SRAM_ADDR[10] ; Missing drive strength and slew rate ;
; SRAM_ADDR[11] ; Missing drive strength and slew rate ;
; SRAM_ADDR[12] ; Missing drive strength and slew rate ;
; SRAM_ADDR[13] ; Missing drive strength and slew rate ;
; SRAM_ADDR[14] ; Missing drive strength and slew rate ;
; SRAM_ADDR[15] ; Missing drive strength and slew rate ;
; SRAM_ADDR[16] ; Missing drive strength and slew rate ;
; SRAM_ADDR[17] ; Missing drive strength and slew rate ;
; SRAM_UB_N     ; Missing drive strength and slew rate ;
; SRAM_LB_N     ; Missing drive strength and slew rate ;
; SRAM_WE_N     ; Missing drive strength and slew rate ;
; SRAM_CE_N     ; Missing drive strength and slew rate ;
; SRAM_OE_N     ; Missing drive strength and slew rate ;
; TDO           ; Missing drive strength and slew rate ;
; I2C_SCLK      ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; LEDG[0]       ; Missing drive strength and slew rate ;
; LEDG[1]       ; Missing drive strength and slew rate ;
; LEDG[2]       ; Missing drive strength and slew rate ;
; LEDG[3]       ; Missing drive strength and slew rate ;
; LEDG[4]       ; Missing drive strength and slew rate ;
; LEDG[5]       ; Missing drive strength and slew rate ;
; LEDG[6]       ; Missing drive strength and slew rate ;
; LEDG[7]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_BA_0     ; Missing drive strength and slew rate ;
; DRAM_BA_1     ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; GPIO_1[18]    ; Missing drive strength and slew rate ;
; GPIO_1[19]    ; Missing drive strength and slew rate ;
; FL_DQ[7]      ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; FL_DQ[0]      ; Missing drive strength and slew rate ;
; FL_DQ[1]      ; Missing drive strength and slew rate ;
; FL_DQ[2]      ; Missing drive strength and slew rate ;
; FL_DQ[3]      ; Missing drive strength and slew rate ;
; FL_DQ[4]      ; Missing drive strength and slew rate ;
; FL_DQ[5]      ; Missing drive strength and slew rate ;
; FL_DQ[6]      ; Missing drive strength and slew rate ;
; SRAM_DQ[0]    ; Missing drive strength and slew rate ;
; SRAM_DQ[1]    ; Missing drive strength and slew rate ;
; SRAM_DQ[2]    ; Missing drive strength and slew rate ;
; SRAM_DQ[3]    ; Missing drive strength and slew rate ;
; SRAM_DQ[4]    ; Missing drive strength and slew rate ;
; SRAM_DQ[5]    ; Missing drive strength and slew rate ;
; SRAM_DQ[6]    ; Missing drive strength and slew rate ;
; SRAM_DQ[7]    ; Missing drive strength and slew rate ;
; SRAM_DQ[8]    ; Missing drive strength and slew rate ;
; SRAM_DQ[9]    ; Missing drive strength and slew rate ;
; SRAM_DQ[10]   ; Missing drive strength and slew rate ;
; SRAM_DQ[11]   ; Missing drive strength and slew rate ;
; SRAM_DQ[12]   ; Missing drive strength and slew rate ;
; SRAM_DQ[13]   ; Missing drive strength and slew rate ;
; SRAM_DQ[14]   ; Missing drive strength and slew rate ;
; SRAM_DQ[15]   ; Missing drive strength and slew rate ;
; I2C_SDAT      ; Missing drive strength and slew rate ;
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
; GPIO_1[0]     ; Missing drive strength and slew rate ;
; GPIO_1[1]     ; Missing drive strength and slew rate ;
; GPIO_1[2]     ; Missing drive strength and slew rate ;
; GPIO_1[3]     ; Missing drive strength and slew rate ;
; GPIO_1[4]     ; Missing drive strength and slew rate ;
; GPIO_1[5]     ; Missing drive strength and slew rate ;
; GPIO_1[6]     ; Missing drive strength and slew rate ;
; GPIO_1[7]     ; Missing drive strength and slew rate ;
; GPIO_1[8]     ; Missing drive strength and slew rate ;
; GPIO_1[9]     ; Missing drive strength and slew rate ;
; GPIO_1[10]    ; Missing drive strength and slew rate ;
; GPIO_1[11]    ; Missing drive strength and slew rate ;
; GPIO_1[12]    ; Missing drive strength and slew rate ;
; GPIO_1[13]    ; Missing drive strength and slew rate ;
; GPIO_1[14]    ; Missing drive strength and slew rate ;
; GPIO_1[15]    ; Missing drive strength and slew rate ;
; GPIO_1[16]    ; Missing drive strength and slew rate ;
; GPIO_1[17]    ; Missing drive strength and slew rate ;
; GPIO_1[20]    ; Missing drive strength and slew rate ;
; GPIO_1[21]    ; Missing drive strength and slew rate ;
; GPIO_1[22]    ; Missing drive strength and slew rate ;
; GPIO_1[23]    ; Missing drive strength and slew rate ;
; GPIO_1[24]    ; Missing drive strength and slew rate ;
; GPIO_1[25]    ; Missing drive strength and slew rate ;
; GPIO_1[26]    ; Missing drive strength and slew rate ;
; GPIO_1[27]    ; Missing drive strength and slew rate ;
; GPIO_1[28]    ; Missing drive strength and slew rate ;
; GPIO_1[29]    ; Missing drive strength and slew rate ;
; GPIO_1[30]    ; Missing drive strength and slew rate ;
; GPIO_1[31]    ; Missing drive strength and slew rate ;
; GPIO_1[32]    ; Missing drive strength and slew rate ;
; GPIO_1[33]    ; Missing drive strength and slew rate ;
; GPIO_1[34]    ; Missing drive strength and slew rate ;
; GPIO_1[35]    ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing location assignment          ;
; VGA_R[0]      ; Missing location assignment          ;
; VGA_R[1]      ; Missing location assignment          ;
; VGA_R[2]      ; Missing location assignment          ;
; VGA_R[3]      ; Missing location assignment          ;
; VGA_G[0]      ; Missing location assignment          ;
; VGA_G[1]      ; Missing location assignment          ;
; VGA_G[2]      ; Missing location assignment          ;
; VGA_G[3]      ; Missing location assignment          ;
; VGA_B[0]      ; Missing location assignment          ;
; VGA_B[1]      ; Missing location assignment          ;
; VGA_B[2]      ; Missing location assignment          ;
; VGA_B[3]      ; Missing location assignment          ;
; DRAM_CLK      ; Missing location assignment          ;
; VGA_VS        ; Missing location assignment          ;
; DRAM_LDQM     ; Missing location assignment          ;
; DRAM_UDQM     ; Missing location assignment          ;
; DRAM_WE_N     ; Missing location assignment          ;
; DRAM_CAS_N    ; Missing location assignment          ;
; SD_DAT3       ; Missing location assignment          ;
; UART_TXD      ; Missing location assignment          ;
; HEX3[0]       ; Missing location assignment          ;
; HEX3[1]       ; Missing location assignment          ;
; HEX3[2]       ; Missing location assignment          ;
; HEX3[3]       ; Missing location assignment          ;
; HEX3[4]       ; Missing location assignment          ;
; HEX3[5]       ; Missing location assignment          ;
; HEX3[6]       ; Missing location assignment          ;
; SD_CMD        ; Missing location assignment          ;
; SD_CLK        ; Missing location assignment          ;
; LEDR[4]       ; Missing location assignment          ;
; LEDR[5]       ; Missing location assignment          ;
; LEDR[6]       ; Missing location assignment          ;
; LEDR[7]       ; Missing location assignment          ;
; LEDR[8]       ; Missing location assignment          ;
; LEDR[9]       ; Missing location assignment          ;
; FL_ADDR[0]    ; Missing location assignment          ;
; FL_ADDR[1]    ; Missing location assignment          ;
; FL_ADDR[2]    ; Missing location assignment          ;
; FL_ADDR[3]    ; Missing location assignment          ;
; FL_ADDR[4]    ; Missing location assignment          ;
; FL_ADDR[5]    ; Missing location assignment          ;
; FL_ADDR[6]    ; Missing location assignment          ;
; FL_ADDR[7]    ; Missing location assignment          ;
; FL_ADDR[8]    ; Missing location assignment          ;
; FL_ADDR[9]    ; Missing location assignment          ;
; FL_ADDR[10]   ; Missing location assignment          ;
; FL_ADDR[11]   ; Missing location assignment          ;
; FL_ADDR[12]   ; Missing location assignment          ;
; FL_ADDR[13]   ; Missing location assignment          ;
; FL_ADDR[14]   ; Missing location assignment          ;
; FL_ADDR[15]   ; Missing location assignment          ;
; FL_ADDR[16]   ; Missing location assignment          ;
; FL_ADDR[17]   ; Missing location assignment          ;
; FL_ADDR[18]   ; Missing location assignment          ;
; FL_ADDR[19]   ; Missing location assignment          ;
; FL_ADDR[20]   ; Missing location assignment          ;
; FL_ADDR[21]   ; Missing location assignment          ;
; FL_WE_N       ; Missing location assignment          ;
; FL_RST_N      ; Missing location assignment          ;
; FL_OE_N       ; Missing location assignment          ;
; FL_CE_N       ; Missing location assignment          ;
; SRAM_ADDR[0]  ; Missing location assignment          ;
; SRAM_ADDR[1]  ; Missing location assignment          ;
; SRAM_ADDR[2]  ; Missing location assignment          ;
; SRAM_ADDR[3]  ; Missing location assignment          ;
; SRAM_ADDR[4]  ; Missing location assignment          ;
; SRAM_ADDR[5]  ; Missing location assignment          ;
; SRAM_ADDR[6]  ; Missing location assignment          ;
; SRAM_ADDR[7]  ; Missing location assignment          ;
; SRAM_ADDR[8]  ; Missing location assignment          ;
; SRAM_ADDR[9]  ; Missing location assignment          ;
; SRAM_ADDR[10] ; Missing location assignment          ;
; SRAM_ADDR[11] ; Missing location assignment          ;
; SRAM_ADDR[12] ; Missing location assignment          ;
; SRAM_ADDR[13] ; Missing location assignment          ;
; SRAM_ADDR[14] ; Missing location assignment          ;
; SRAM_ADDR[15] ; Missing location assignment          ;
; SRAM_ADDR[16] ; Missing location assignment          ;
; SRAM_ADDR[17] ; Missing location assignment          ;
; SRAM_UB_N     ; Missing location assignment          ;
; SRAM_LB_N     ; Missing location assignment          ;
; SRAM_WE_N     ; Missing location assignment          ;
; SRAM_CE_N     ; Missing location assignment          ;
; SRAM_OE_N     ; Missing location assignment          ;
; TDO           ; Missing location assignment          ;
; I2C_SCLK      ; Missing location assignment          ;
; AUD_ADCLRCK   ; Missing location assignment          ;
; AUD_DACLRCK   ; Missing location assignment          ;
; AUD_DACDAT    ; Missing location assignment          ;
; AUD_XCK       ; Missing location assignment          ;
; CLOCK_24[0]   ; Missing location assignment          ;
; CLOCK_24[1]   ; Missing location assignment          ;
; CLOCK_27[0]   ; Missing location assignment          ;
; CLOCK_27[1]   ; Missing location assignment          ;
; EXT_CLOCK     ; Missing location assignment          ;
; KEY[1]        ; Missing location assignment          ;
; KEY[2]        ; Missing location assignment          ;
; KEY[3]        ; Missing location assignment          ;
; SW[1]         ; Missing location assignment          ;
; SW[2]         ; Missing location assignment          ;
; SW[3]         ; Missing location assignment          ;
; SW[4]         ; Missing location assignment          ;
; SW[5]         ; Missing location assignment          ;
; SW[6]         ; Missing location assignment          ;
; SW[7]         ; Missing location assignment          ;
; SW[8]         ; Missing location assignment          ;
; SW[9]         ; Missing location assignment          ;
; LEDG[0]       ; Missing location assignment          ;
; LEDG[1]       ; Missing location assignment          ;
; LEDG[2]       ; Missing location assignment          ;
; LEDG[3]       ; Missing location assignment          ;
; LEDG[4]       ; Missing location assignment          ;
; LEDG[5]       ; Missing location assignment          ;
; LEDG[6]       ; Missing location assignment          ;
; LEDG[7]       ; Missing location assignment          ;
; LEDR[0]       ; Missing location assignment          ;
; LEDR[1]       ; Missing location assignment          ;
; LEDR[2]       ; Missing location assignment          ;
; LEDR[3]       ; Missing location assignment          ;
; DRAM_CKE      ; Missing location assignment          ;
; TDI           ; Missing location assignment          ;
; TCK           ; Missing location assignment          ;
; TCS           ; Missing location assignment          ;
; AUD_ADCDAT    ; Missing location assignment          ;
; DRAM_ADDR[0]  ; Missing location assignment          ;
; DRAM_ADDR[1]  ; Missing location assignment          ;
; DRAM_ADDR[2]  ; Missing location assignment          ;
; DRAM_ADDR[3]  ; Missing location assignment          ;
; DRAM_ADDR[4]  ; Missing location assignment          ;
; DRAM_ADDR[5]  ; Missing location assignment          ;
; DRAM_ADDR[6]  ; Missing location assignment          ;
; DRAM_ADDR[7]  ; Missing location assignment          ;
; DRAM_ADDR[8]  ; Missing location assignment          ;
; DRAM_ADDR[9]  ; Missing location assignment          ;
; DRAM_ADDR[10] ; Missing location assignment          ;
; DRAM_ADDR[11] ; Missing location assignment          ;
; DRAM_RAS_N    ; Missing location assignment          ;
; DRAM_CS_N     ; Missing location assignment          ;
; DRAM_BA_0     ; Missing location assignment          ;
; DRAM_BA_1     ; Missing location assignment          ;
; HEX0[0]       ; Missing location assignment          ;
; HEX0[1]       ; Missing location assignment          ;
; HEX0[2]       ; Missing location assignment          ;
; HEX0[3]       ; Missing location assignment          ;
; HEX0[4]       ; Missing location assignment          ;
; HEX0[5]       ; Missing location assignment          ;
; HEX0[6]       ; Missing location assignment          ;
; HEX1[0]       ; Missing location assignment          ;
; HEX1[1]       ; Missing location assignment          ;
; HEX1[2]       ; Missing location assignment          ;
; HEX1[3]       ; Missing location assignment          ;
; HEX1[4]       ; Missing location assignment          ;
; HEX1[5]       ; Missing location assignment          ;
; HEX1[6]       ; Missing location assignment          ;
; HEX2[0]       ; Missing location assignment          ;
; HEX2[1]       ; Missing location assignment          ;
; HEX2[2]       ; Missing location assignment          ;
; HEX2[3]       ; Missing location assignment          ;
; HEX2[4]       ; Missing location assignment          ;
; HEX2[5]       ; Missing location assignment          ;
; HEX2[6]       ; Missing location assignment          ;
; PS2_DAT       ; Missing location assignment          ;
; PS2_CLK       ; Missing location assignment          ;
; DRAM_DQ[0]    ; Missing location assignment          ;
; DRAM_DQ[1]    ; Missing location assignment          ;
; DRAM_DQ[2]    ; Missing location assignment          ;
; DRAM_DQ[3]    ; Missing location assignment          ;
; DRAM_DQ[4]    ; Missing location assignment          ;
; DRAM_DQ[5]    ; Missing location assignment          ;
; DRAM_DQ[6]    ; Missing location assignment          ;
; DRAM_DQ[7]    ; Missing location assignment          ;
; DRAM_DQ[8]    ; Missing location assignment          ;
; DRAM_DQ[9]    ; Missing location assignment          ;
; DRAM_DQ[10]   ; Missing location assignment          ;
; DRAM_DQ[11]   ; Missing location assignment          ;
; DRAM_DQ[12]   ; Missing location assignment          ;
; DRAM_DQ[13]   ; Missing location assignment          ;
; DRAM_DQ[14]   ; Missing location assignment          ;
; DRAM_DQ[15]   ; Missing location assignment          ;
; GPIO_1[18]    ; Missing location assignment          ;
; GPIO_1[19]    ; Missing location assignment          ;
; FL_DQ[7]      ; Missing location assignment          ;
; AUD_BCLK      ; Missing location assignment          ;
; FL_DQ[0]      ; Missing location assignment          ;
; FL_DQ[1]      ; Missing location assignment          ;
; FL_DQ[2]      ; Missing location assignment          ;
; FL_DQ[3]      ; Missing location assignment          ;
; FL_DQ[4]      ; Missing location assignment          ;
; FL_DQ[5]      ; Missing location assignment          ;
; FL_DQ[6]      ; Missing location assignment          ;
; SRAM_DQ[0]    ; Missing location assignment          ;
; SRAM_DQ[1]    ; Missing location assignment          ;
; SRAM_DQ[2]    ; Missing location assignment          ;
; SRAM_DQ[3]    ; Missing location assignment          ;
; SRAM_DQ[4]    ; Missing location assignment          ;
; SRAM_DQ[5]    ; Missing location assignment          ;
; SRAM_DQ[6]    ; Missing location assignment          ;
; SRAM_DQ[7]    ; Missing location assignment          ;
; SRAM_DQ[8]    ; Missing location assignment          ;
; SRAM_DQ[9]    ; Missing location assignment          ;
; SRAM_DQ[10]   ; Missing location assignment          ;
; SRAM_DQ[11]   ; Missing location assignment          ;
; SRAM_DQ[12]   ; Missing location assignment          ;
; SRAM_DQ[13]   ; Missing location assignment          ;
; SRAM_DQ[14]   ; Missing location assignment          ;
; SRAM_DQ[15]   ; Missing location assignment          ;
; I2C_SDAT      ; Missing location assignment          ;
; GPIO_0[0]     ; Missing location assignment          ;
; GPIO_0[1]     ; Missing location assignment          ;
; GPIO_0[2]     ; Missing location assignment          ;
; GPIO_0[3]     ; Missing location assignment          ;
; GPIO_0[4]     ; Missing location assignment          ;
; GPIO_0[5]     ; Missing location assignment          ;
; GPIO_0[6]     ; Missing location assignment          ;
; GPIO_0[7]     ; Missing location assignment          ;
; GPIO_0[8]     ; Missing location assignment          ;
; GPIO_0[9]     ; Missing location assignment          ;
; GPIO_0[10]    ; Missing location assignment          ;
; GPIO_0[11]    ; Missing location assignment          ;
; GPIO_0[12]    ; Missing location assignment          ;
; GPIO_0[13]    ; Missing location assignment          ;
; GPIO_0[14]    ; Missing location assignment          ;
; GPIO_0[15]    ; Missing location assignment          ;
; GPIO_0[16]    ; Missing location assignment          ;
; GPIO_0[17]    ; Missing location assignment          ;
; GPIO_0[18]    ; Missing location assignment          ;
; GPIO_0[19]    ; Missing location assignment          ;
; GPIO_0[20]    ; Missing location assignment          ;
; GPIO_0[21]    ; Missing location assignment          ;
; GPIO_0[22]    ; Missing location assignment          ;
; GPIO_0[23]    ; Missing location assignment          ;
; GPIO_0[24]    ; Missing location assignment          ;
; GPIO_0[25]    ; Missing location assignment          ;
; GPIO_0[26]    ; Missing location assignment          ;
; GPIO_0[27]    ; Missing location assignment          ;
; GPIO_0[28]    ; Missing location assignment          ;
; GPIO_0[29]    ; Missing location assignment          ;
; GPIO_0[30]    ; Missing location assignment          ;
; GPIO_0[31]    ; Missing location assignment          ;
; GPIO_0[32]    ; Missing location assignment          ;
; GPIO_0[33]    ; Missing location assignment          ;
; GPIO_0[34]    ; Missing location assignment          ;
; GPIO_0[35]    ; Missing location assignment          ;
; GPIO_1[0]     ; Missing location assignment          ;
; GPIO_1[1]     ; Missing location assignment          ;
; GPIO_1[2]     ; Missing location assignment          ;
; GPIO_1[3]     ; Missing location assignment          ;
; GPIO_1[4]     ; Missing location assignment          ;
; GPIO_1[5]     ; Missing location assignment          ;
; GPIO_1[6]     ; Missing location assignment          ;
; GPIO_1[7]     ; Missing location assignment          ;
; GPIO_1[8]     ; Missing location assignment          ;
; GPIO_1[9]     ; Missing location assignment          ;
; GPIO_1[10]    ; Missing location assignment          ;
; GPIO_1[11]    ; Missing location assignment          ;
; GPIO_1[12]    ; Missing location assignment          ;
; GPIO_1[13]    ; Missing location assignment          ;
; GPIO_1[14]    ; Missing location assignment          ;
; GPIO_1[15]    ; Missing location assignment          ;
; GPIO_1[16]    ; Missing location assignment          ;
; GPIO_1[17]    ; Missing location assignment          ;
; GPIO_1[20]    ; Missing location assignment          ;
; GPIO_1[21]    ; Missing location assignment          ;
; GPIO_1[22]    ; Missing location assignment          ;
; GPIO_1[23]    ; Missing location assignment          ;
; GPIO_1[24]    ; Missing location assignment          ;
; GPIO_1[25]    ; Missing location assignment          ;
; GPIO_1[26]    ; Missing location assignment          ;
; GPIO_1[27]    ; Missing location assignment          ;
; GPIO_1[28]    ; Missing location assignment          ;
; GPIO_1[29]    ; Missing location assignment          ;
; GPIO_1[30]    ; Missing location assignment          ;
; GPIO_1[31]    ; Missing location assignment          ;
; GPIO_1[32]    ; Missing location assignment          ;
; GPIO_1[33]    ; Missing location assignment          ;
; GPIO_1[34]    ; Missing location assignment          ;
; GPIO_1[35]    ; Missing location assignment          ;
; CLOCK_50      ; Missing location assignment          ;
; KEY[0]        ; Missing location assignment          ;
; SW[0]         ; Missing location assignment          ;
; SD_DAT        ; Missing location assignment          ;
; UART_RXD      ; Missing location assignment          ;
+---------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                            ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name             ; Library Name ;
+-------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |DE1_Toplevel                                         ; 3251.5 (0.8)         ; 3416.5 (1.0)                     ; 165.0 (0.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5107 (3)            ; 3581 (0)                  ; 0 (0)         ; 107520            ; 0          ; 283  ; 0            ; |DE1_Toplevel                                                                                                                                                                  ; DE1_Toplevel            ; work         ;
;    |PLL_50To100split:mypll|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|PLL_50To100split:mypll                                                                                                                                           ; PLL_50To100split        ; work         ;
;       |altpll:altpll_component|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|PLL_50To100split:mypll|altpll:altpll_component                                                                                                                   ; altpll                  ; work         ;
;          |PLL_50To100split_altpll:auto_generated|     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|PLL_50To100split:mypll|altpll:altpll_component|PLL_50To100split_altpll:auto_generated                                                                            ; PLL_50To100split_altpll ; work         ;
;    |SEG7_LUT:hexdigit0|                               ; 3.1 (3.1)            ; 3.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|SEG7_LUT:hexdigit0                                                                                                                                               ; SEG7_LUT                ; work         ;
;    |SEG7_LUT:hexdigit1|                               ; 3.1 (3.1)            ; 3.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|SEG7_LUT:hexdigit1                                                                                                                                               ; SEG7_LUT                ; work         ;
;    |SEG7_LUT:hexdigit2|                               ; 3.1 (3.1)            ; 3.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|SEG7_LUT:hexdigit2                                                                                                                                               ; SEG7_LUT                ; work         ;
;    |SEG7_LUT:hexdigit3|                               ; 2.9 (2.9)            ; 3.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|SEG7_LUT:hexdigit3                                                                                                                                               ; SEG7_LUT                ; work         ;
;    |VirtualToplevel:myVirtualToplevel|                ; 3213.7 (62.9)        ; 3375.1 (65.2)                    ; 161.3 (2.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5027 (77)           ; 3558 (112)                ; 0 (0)         ; 107520            ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel                                                                                                                                ; VirtualToplevel         ; work         ;
;       |DMACache:mydmacache|                           ; 312.4 (268.2)        ; 323.9 (277.6)                    ; 11.6 (9.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 370 (294)           ; 425 (348)                 ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache                                                                                                            ; DMACache                ; work         ;
;          |DMACacheRAM:myDMACacheRAM|                  ; 16.5 (16.5)          ; 18.0 (18.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 35 (35)                   ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM                                                                                  ; DMACacheRAM             ; work         ;
;             |altsyncram:ram_rtl_0|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                                                             ; altsyncram              ; work         ;
;                |altsyncram_v5k1:auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_v5k1:auto_generated                              ; altsyncram_v5k1         ; work         ;
;          |FIFO_Counter:\FIFOCounters:0:myfifocounter| ; 4.6 (4.6)            ; 4.7 (4.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter                                                                 ; FIFO_Counter            ; work         ;
;          |FIFO_Counter:\FIFOCounters:1:myfifocounter| ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter                                                                 ; FIFO_Counter            ; work         ;
;          |FIFO_Counter:\FIFOCounters:2:myfifocounter| ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter                                                                 ; FIFO_Counter            ; work         ;
;          |FIFO_Counter:\FIFOCounters:3:myfifocounter| ; 4.6 (4.6)            ; 4.7 (4.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter                                                                 ; FIFO_Counter            ; work         ;
;          |FIFO_Counter:\FIFOCounters:4:myfifocounter| ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter                                                                 ; FIFO_Counter            ; work         ;
;          |FIFO_Counter:\FIFOCounters:5:myfifocounter| ; 5.1 (5.1)            ; 5.2 (5.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter                                                                 ; FIFO_Counter            ; work         ;
;       |TG68KdotC_Kernel:myTG68|                       ; 1608.5 (1236.3)      ; 1691.6 (1302.6)                  ; 83.1 (66.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2723 (1949)         ; 1266 (1106)               ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68                                                                                                        ; TG68KdotC_Kernel        ; work         ;
;          |TG68K_ALU:ALU|                              ; 372.1 (372.1)        ; 389.0 (389.0)                    ; 16.9 (16.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 774 (774)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU                                                                                          ; TG68K_ALU               ; work         ;
;          |altsyncram:regfile_rtl_0|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0                                                                               ; altsyncram              ; work         ;
;             |altsyncram_f2k1:auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_f2k1:auto_generated                                                ; altsyncram_f2k1         ; work         ;
;       |interrupt_controller:myint|                    ; 4.9 (4.9)            ; 5.0 (5.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|interrupt_controller:myint                                                                                                     ; interrupt_controller    ; work         ;
;       |peripheral_controller:myperipheral|            ; 442.6 (109.2)        ; 467.8 (117.3)                    ; 25.2 (8.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 695 (158)           ; 595 (124)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral                                                                                             ; peripheral_controller   ; work         ;
;          |cascade_timer:mytimer|                      ; 150.1 (150.1)        ; 157.9 (157.9)                    ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (249)           ; 215 (215)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer                                                                       ; cascade_timer           ; work         ;
;          |io_ps2_com:mykeyboard|                      ; 48.4 (48.4)          ; 51.0 (51.0)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mykeyboard                                                                       ; io_ps2_com              ; work         ;
;          |io_ps2_com:mymouse|                         ; 47.0 (47.0)          ; 49.6 (49.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse                                                                          ; io_ps2_com              ; work         ;
;          |simple_uart:myuart|                         ; 54.6 (54.6)          ; 56.4 (56.4)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart                                                                          ; simple_uart             ; work         ;
;          |spi_interface:myspi|                        ; 33.3 (33.3)          ; 35.5 (35.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_interface:myspi                                                                         ; spi_interface           ; work         ;
;       |sdbootstrap_ROM:mybootrom|                     ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdbootstrap_ROM:mybootrom                                                                                                      ; sdbootstrap_ROM         ; work         ;
;          |altsyncram:ram_rtl_0|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                                                 ; altsyncram              ; work         ;
;             |altsyncram_o422:auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_o422:auto_generated                                                  ; altsyncram_o422         ; work         ;
;       |sdram:mysdram|                                 ; 233.6 (149.6)        ; 245.3 (157.4)                    ; 11.8 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 378 (227)           ; 251 (172)                 ; 0 (0)         ; 41472             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram                                                                                                                  ; sdram                   ; work         ;
;          |TwoWayCache:mytwc|                          ; 84.0 (84.0)          ; 87.9 (87.9)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (151)           ; 79 (79)                   ; 0 (0)         ; 41472             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc                                                                                                ; TwoWayCache             ; work         ;
;             |DualPortRAM:dataram|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram                                                                            ; DualPortRAM             ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                                                       ; altsyncram              ; work         ;
;                   |altsyncram_c3t1:auto_generated|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_c3t1:auto_generated                        ; altsyncram_c3t1         ; work         ;
;             |DualPortRAM:tagram|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram                                                                             ; DualPortRAM             ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                                                        ; altsyncram              ; work         ;
;                   |altsyncram_ets1:auto_generated|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated                         ; altsyncram_ets1         ; work         ;
;       |sound_wrapper:myaudio|                         ; 264.8 (0.0)          ; 273.7 (0.0)                      ; 8.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 411 (0)             ; 495 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio                                                                                                          ; sound_wrapper           ; work         ;
;          |risingedge_divider:myclkdiv|                ; 3.9 (3.9)            ; 4.0 (4.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv                                                                              ; risingedge_divider      ; work         ;
;          |sound_controller:channel0|                  ; 66.0 (66.0)          ; 68.2 (68.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (101)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0                                                                                ; sound_controller        ; work         ;
;          |sound_controller:channel1|                  ; 62.8 (62.8)          ; 65.0 (65.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 122 (122)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1                                                                                ; sound_controller        ; work         ;
;          |sound_controller:channel2|                  ; 66.0 (66.0)          ; 68.2 (68.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (103)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2                                                                                ; sound_controller        ; work         ;
;          |sound_controller:channel3|                  ; 66.1 (66.1)          ; 68.3 (68.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (101)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3                                                                                ; sound_controller        ; work         ;
;       |vga_controller:myvga|                          ; 283.3 (211.2)        ; 301.6 (227.6)                    ; 18.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 361 (230)           ; 407 (333)                 ; 0 (0)         ; 24576             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga                                                                                                           ; vga_controller          ; work         ;
;          |charactergenerator:mychargen|               ; 34.6 (34.6)          ; 35.8 (35.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 44 (44)                   ; 0 (0)         ; 24576             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen                                                                              ; charactergenerator      ; work         ;
;             |CharROM_ROM:mycharrom|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom                                                        ; CharROM_ROM             ; work         ;
;                |altsyncram:rom_rtl_0|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0                                   ; altsyncram              ; work         ;
;                   |altsyncram_e7d1:auto_generated|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_e7d1:auto_generated    ; altsyncram_e7d1         ; work         ;
;             |DualPortRAM:mymessagerom|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom                                                     ; DualPortRAM             ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0                                ; altsyncram              ; work         ;
;                   |altsyncram_ebs1:auto_generated|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_ebs1:auto_generated ; altsyncram_ebs1         ; work         ;
;          |video_vga_master:myVgaMaster|               ; 37.4 (37.4)          ; 38.2 (38.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster                                                                              ; video_vga_master        ; work         ;
;    |video_vga_dither:\video1:mydither|                ; 24.7 (24.7)          ; 26.6 (26.6)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |DE1_Toplevel|video_vga_dither:\video1:mydither                                                                                                                                ; video_vga_dither        ; work         ;
+-------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                        ;
+---------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; VGA_HS        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SD_DAT3       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; UART_TXD      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SD_CMD        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SD_CLK        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[0]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[1]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[2]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[3]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[4]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[5]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[6]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[7]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[8]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[9]    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[10]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[11]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[12]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[13]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[14]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[15]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[16]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[17]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[18]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[19]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[20]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_ADDR[21]   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_WE_N       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_RST_N      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_OE_N       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_CE_N       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[13] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[14] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[15] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[16] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_ADDR[17] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_UB_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_LB_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_CE_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_OE_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; TDO           ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; I2C_SCLK      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLOCK_24[0]   ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLOCK_24[1]   ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLOCK_27[0]   ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; CLOCK_27[1]   ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; EXT_CLOCK     ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; LEDG[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[5]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[6]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDG[7]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; TDI           ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; TCK           ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; TCS           ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; -- ; --   ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_BA_0     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_BA_1     ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[18]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[19]    ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[7]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[0]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[1]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[2]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[3]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[4]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[5]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FL_DQ[6]      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[0]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[1]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[2]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[3]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[4]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[5]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[6]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[7]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[8]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[9]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[10]   ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[11]   ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[12]   ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[13]   ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[14]   ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; SRAM_DQ[15]   ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; I2C_SDAT      ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[0]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[0]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[1]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[2]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[3]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[4]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[5]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[6]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[7]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[8]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[9]     ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[10]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[11]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[12]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[13]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[14]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[15]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[16]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[17]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[20]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[21]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[22]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[23]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[24]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[25]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[26]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[27]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[28]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[29]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[30]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[31]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[32]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[33]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[34]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; GPIO_1[35]    ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SD_DAT        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; UART_RXD      ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_24[0]         ;                   ;         ;
; CLOCK_24[1]         ;                   ;         ;
; CLOCK_27[0]         ;                   ;         ;
; CLOCK_27[1]         ;                   ;         ;
; EXT_CLOCK           ;                   ;         ;
; KEY[1]              ;                   ;         ;
; KEY[2]              ;                   ;         ;
; KEY[3]              ;                   ;         ;
; SW[1]               ;                   ;         ;
; SW[2]               ;                   ;         ;
; SW[3]               ;                   ;         ;
; SW[4]               ;                   ;         ;
; SW[5]               ;                   ;         ;
; SW[6]               ;                   ;         ;
; SW[7]               ;                   ;         ;
; SW[8]               ;                   ;         ;
; SW[9]               ;                   ;         ;
; TDI                 ;                   ;         ;
; TCK                 ;                   ;         ;
; TCS                 ;                   ;         ;
; AUD_ADCDAT          ;                   ;         ;
; PS2_DAT             ;                   ;         ;
; PS2_CLK             ;                   ;         ;
; DRAM_DQ[0]          ;                   ;         ;
; DRAM_DQ[1]          ;                   ;         ;
; DRAM_DQ[2]          ;                   ;         ;
; DRAM_DQ[3]          ;                   ;         ;
; DRAM_DQ[4]          ;                   ;         ;
; DRAM_DQ[5]          ;                   ;         ;
; DRAM_DQ[6]          ;                   ;         ;
; DRAM_DQ[7]          ;                   ;         ;
; DRAM_DQ[8]          ;                   ;         ;
; DRAM_DQ[9]          ;                   ;         ;
; DRAM_DQ[10]         ;                   ;         ;
; DRAM_DQ[11]         ;                   ;         ;
; DRAM_DQ[12]         ;                   ;         ;
; DRAM_DQ[13]         ;                   ;         ;
; DRAM_DQ[14]         ;                   ;         ;
; DRAM_DQ[15]         ;                   ;         ;
; GPIO_1[18]          ;                   ;         ;
; GPIO_1[19]          ;                   ;         ;
; FL_DQ[7]            ;                   ;         ;
; AUD_BCLK            ;                   ;         ;
; FL_DQ[0]            ;                   ;         ;
; FL_DQ[1]            ;                   ;         ;
; FL_DQ[2]            ;                   ;         ;
; FL_DQ[3]            ;                   ;         ;
; FL_DQ[4]            ;                   ;         ;
; FL_DQ[5]            ;                   ;         ;
; FL_DQ[6]            ;                   ;         ;
; SRAM_DQ[0]          ;                   ;         ;
; SRAM_DQ[1]          ;                   ;         ;
; SRAM_DQ[2]          ;                   ;         ;
; SRAM_DQ[3]          ;                   ;         ;
; SRAM_DQ[4]          ;                   ;         ;
; SRAM_DQ[5]          ;                   ;         ;
; SRAM_DQ[6]          ;                   ;         ;
; SRAM_DQ[7]          ;                   ;         ;
; SRAM_DQ[8]          ;                   ;         ;
; SRAM_DQ[9]          ;                   ;         ;
; SRAM_DQ[10]         ;                   ;         ;
; SRAM_DQ[11]         ;                   ;         ;
; SRAM_DQ[12]         ;                   ;         ;
; SRAM_DQ[13]         ;                   ;         ;
; SRAM_DQ[14]         ;                   ;         ;
; SRAM_DQ[15]         ;                   ;         ;
; I2C_SDAT            ;                   ;         ;
; GPIO_0[0]           ;                   ;         ;
; GPIO_0[1]           ;                   ;         ;
; GPIO_0[2]           ;                   ;         ;
; GPIO_0[3]           ;                   ;         ;
; GPIO_0[4]           ;                   ;         ;
; GPIO_0[5]           ;                   ;         ;
; GPIO_0[6]           ;                   ;         ;
; GPIO_0[7]           ;                   ;         ;
; GPIO_0[8]           ;                   ;         ;
; GPIO_0[9]           ;                   ;         ;
; GPIO_0[10]          ;                   ;         ;
; GPIO_0[11]          ;                   ;         ;
; GPIO_0[12]          ;                   ;         ;
; GPIO_0[13]          ;                   ;         ;
; GPIO_0[14]          ;                   ;         ;
; GPIO_0[15]          ;                   ;         ;
; GPIO_0[16]          ;                   ;         ;
; GPIO_0[17]          ;                   ;         ;
; GPIO_0[18]          ;                   ;         ;
; GPIO_0[19]          ;                   ;         ;
; GPIO_0[20]          ;                   ;         ;
; GPIO_0[21]          ;                   ;         ;
; GPIO_0[22]          ;                   ;         ;
; GPIO_0[23]          ;                   ;         ;
; GPIO_0[24]          ;                   ;         ;
; GPIO_0[25]          ;                   ;         ;
; GPIO_0[26]          ;                   ;         ;
; GPIO_0[27]          ;                   ;         ;
; GPIO_0[28]          ;                   ;         ;
; GPIO_0[29]          ;                   ;         ;
; GPIO_0[30]          ;                   ;         ;
; GPIO_0[31]          ;                   ;         ;
; GPIO_0[32]          ;                   ;         ;
; GPIO_0[33]          ;                   ;         ;
; GPIO_0[34]          ;                   ;         ;
; GPIO_0[35]          ;                   ;         ;
; GPIO_1[0]           ;                   ;         ;
; GPIO_1[1]           ;                   ;         ;
; GPIO_1[2]           ;                   ;         ;
; GPIO_1[3]           ;                   ;         ;
; GPIO_1[4]           ;                   ;         ;
; GPIO_1[5]           ;                   ;         ;
; GPIO_1[6]           ;                   ;         ;
; GPIO_1[7]           ;                   ;         ;
; GPIO_1[8]           ;                   ;         ;
; GPIO_1[9]           ;                   ;         ;
; GPIO_1[10]          ;                   ;         ;
; GPIO_1[11]          ;                   ;         ;
; GPIO_1[12]          ;                   ;         ;
; GPIO_1[13]          ;                   ;         ;
; GPIO_1[14]          ;                   ;         ;
; GPIO_1[15]          ;                   ;         ;
; GPIO_1[16]          ;                   ;         ;
; GPIO_1[17]          ;                   ;         ;
; GPIO_1[20]          ;                   ;         ;
; GPIO_1[21]          ;                   ;         ;
; GPIO_1[22]          ;                   ;         ;
; GPIO_1[23]          ;                   ;         ;
; GPIO_1[24]          ;                   ;         ;
; GPIO_1[25]          ;                   ;         ;
; GPIO_1[26]          ;                   ;         ;
; GPIO_1[27]          ;                   ;         ;
; GPIO_1[28]          ;                   ;         ;
; GPIO_1[29]          ;                   ;         ;
; GPIO_1[30]          ;                   ;         ;
; GPIO_1[31]          ;                   ;         ;
; GPIO_1[32]          ;                   ;         ;
; GPIO_1[33]          ;                   ;         ;
; GPIO_1[34]          ;                   ;         ;
; GPIO_1[35]          ;                   ;         ;
; CLOCK_50            ;                   ;         ;
; KEY[0]              ;                   ;         ;
; SW[0]               ;                   ;         ;
; SD_DAT              ;                   ;         ;
; UART_RXD            ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location   ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; PLL_50To100split:mypll|altpll:altpll_component|PLL_50To100split_altpll:auto_generated|wire_generic_pll2_outclk        ; Unassigned ; 1738    ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; PLL_50To100split:mypll|altpll:altpll_component|PLL_50To100split_altpll:auto_generated|wire_generic_pll3_outclk        ; Unassigned ; 1951    ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Decoder0~0                                                      ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Decoder0~1                                                      ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Decoder0~2                                                      ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Decoder0~3                                                      ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Decoder0~4                                                      ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Decoder0~5                                                      ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[2]~0         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[2]~0         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[3]~0         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[1]~0         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[1]~0         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter|counter[1]~0         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Selector38~0                                                    ; Unassigned ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|activechannel[0]~0                                              ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|cache_wren                                                      ; Unassigned ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[0].valid                                       ; Unassigned ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[1].valid                                       ; Unassigned ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[25]~0                                         ; Unassigned ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].count[7]~0                                         ; Unassigned ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].count[7]~1                                         ; Unassigned ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].rdptr[3]~0                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].wrptr_next[4]~0                                    ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[29]~0                                         ; Unassigned ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].count[0]~0                                         ; Unassigned ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].count[0]~1                                         ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].rdptr[1]~0                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].wrptr_next[5]~0                                    ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].count[14]~0                                        ; Unassigned ; 35      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].count[14]~1                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].rdptr[1]~0                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].wrptr_next[5]~0                                    ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].count[15]~0                                        ; Unassigned ; 35      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].count[15]~1                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].rdptr[3]~0                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].wrptr[5]~0                                         ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].count[0]~0                                         ; Unassigned ; 35      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].count[0]~1                                         ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].rdptr[5]~0                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].wrptr_next[4]~0                                    ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].count[8]~0                                         ; Unassigned ; 35      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].count[8]~1                                         ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].rdptr[0]~0                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].wrptr[5]~0                                         ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|serviceactive~0                                                 ; Unassigned ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|FlagsSR[1]~3                                                ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|IPL_vec[0]~1                                                ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|Reset                                                       ; Unassigned ; 176     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|OP1_sign                                      ; Unassigned ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_neg~0                                     ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[33]~1                                ; Unassigned ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|result_div[47]~0                              ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|TG68_PC[27]~2                                               ; Unassigned ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|USP[0]~0                                                    ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|brief[0]~0                                                  ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|clkena_lw                                                   ; Unassigned ; 193     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|data_write_tmp[0]~1                                         ; Unassigned ; 91      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|decodeOPC                                                   ; Unassigned ; 82      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|last_data_in[0]~0                                           ; Unassigned ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|last_data_read[4]~0                                         ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|memaddr[0]~0                                                ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|memaddr_delta[20]~30                                        ; Unassigned ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|memmask~1                                                   ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|micro_state.div1                                            ; Unassigned ; 53      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|micro_state.div2                                            ; Unassigned ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|micro_state.mul1                                            ; Unassigned ; 73      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|micro_state~131                                             ; Unassigned ; 71      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|oddout~1                                                    ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|opcode[11]~6                                                ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|opcode[6]~1                                                 ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|process_11~0                                                ; Unassigned ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|rIPL_nr[0]~0                                                ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~664                                                 ; Unassigned ; 49      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~685                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~686                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~687                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~688                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~689                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~690                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~691                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~692                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~693                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~694                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~695                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~696                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~697                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~698                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~699                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|regfile~700                                                 ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|rot_bits[0]~0                                               ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|rot_cnt[5]~1                                                ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|state[1]                                                    ; Unassigned ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|tmp_TG68_PC[0]~0                                            ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|trap_SR[0]~0                                                ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|trap_vector[2]~7                                            ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|wbmemmask[0]~5                                              ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|cpu_datain[15]~7                                                                    ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|cpu_run                                                                             ; Unassigned ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|interrupt_controller:myint|int_out[2]~2                                             ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|Equal0~3                   ; Unassigned ; 76      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|Equal10~3                  ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[15]~1             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[15]~1             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[15]~1             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[15]~1             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4~0                 ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[15]~1             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5~0                 ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[15]~1             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6~0                 ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[15]~0             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[15]~0             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[15]~0             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[15]~0             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[15]~0             ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[1]                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[2]                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[3]                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[4]                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[5]                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[6]                 ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[7]                 ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|flags[5]~0                                       ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|hex[15]~1                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|host_to_spi[7]~2                                 ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState.stateWaitHighRecv ; Unassigned ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|recvByteLoc[4]~0           ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|recvByte[4]~0              ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState.stateWaitHighRecv    ; Unassigned ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse|ena                           ; Unassigned ; 71      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByteLoc[4]~0              ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByte[4]~0                 ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|kbdsendbyte[7]~0                                 ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|mousesendbyte[7]~0                               ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|ser_clock_divisor[15]~0                          ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|ser_txdata[7]~0                                  ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|rxbuffer[0]~0                 ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|rxcounter[9]~2                ; Unassigned ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|rxdata[7]~1                   ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|rxstate.idle                  ; Unassigned ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[0]~0                 ; Unassigned ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|txcounter~0                   ; Unassigned ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|simple_uart:myuart|txstate                       ; Unassigned ; 24      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_cs~0                                         ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_interface:myspi|sd_in_shift[15]~0            ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[9]~0                  ; Unassigned ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[0]~1                ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[15]~0            ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_trigger                                      ; Unassigned ; 35      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|spi_wide~1                                       ; Unassigned ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|timer_divisor[2]~0                               ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|peripheral_controller:myperipheral|timer_flags[15]~0                                ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|reset                                                                               ; Unassigned ; 621     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|reset~1                                                                             ; Unassigned ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdbootstrap_ROM:mybootrom|process_0~0                                               ; Unassigned ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdbootstrap_ROM:mybootrom|process_1~0                                               ; Unassigned ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|WideOr21~1                                          ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[14]~0                                  ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[15]~0                                   ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|data_wren1                                          ; Unassigned ; 18      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|data_wren2                                          ; Unassigned ; 18      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|latched_cpuaddr[5]~0                                ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|state.INIT1                                         ; Unassigned ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|state.INIT2                                         ; Unassigned ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|state.WAITFILL                                      ; Unassigned ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|state.WRITE1                                        ; Unassigned ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|tag_wren1                                           ; Unassigned ; 18      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|tag_wren2                                           ; Unassigned ; 18      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|datain[0]~2                                                           ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|sdwrite                                                               ; Unassigned ; 16      ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|vga_ack~0                                                             ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|writecache_word0[15]~1                                                ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|writecache_word0[7]~0                                                 ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|writecache_word1[15]~3                                                ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|writecache_word1[7]~0                                                 ; Unassigned ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|writecache_word1[7]~2                                                 ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv|tick                              ; Unassigned ; 68      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|Equal1~3                            ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31]~1         ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setaddr            ; Unassigned ; 61      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datalen[14]~0                       ; Unassigned ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datalen[14]~1                       ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|Equal1~3                            ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31]~0         ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setaddr            ; Unassigned ; 61      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datalen[14]~0                       ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|process_0~0                         ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|Equal1~3                            ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31]~1         ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setaddr            ; Unassigned ; 61      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datalen[15]~0                       ; Unassigned ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datalen[15]~1                       ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|Equal1~3                            ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31]~0         ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setaddr            ; Unassigned ; 61      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datalen[15]~0                       ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|process_0~0                         ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|Equal17~4                                                      ; Unassigned ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|Equal2~2                          ; Unassigned ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|chardatashift[7]~2                ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]~0                  ; Unassigned ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|process_0~4                       ; Unassigned ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|rowaddr[0]~2                      ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|chargen_addr[10]~0                                             ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|chargen_datain[0]~0                                            ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|chargen_rw                                                     ; Unassigned ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charramstate.writelowerbyte                                    ; Unassigned ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|clocks_per_pixel[2]~2                                          ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[16]~2                                      ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[4]~1                                       ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|hbstart[11]~0                                                  ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|hbstop[11]~0                                                   ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|hsize[11]~1                                                    ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|htotal[11]~1                                                   ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|red[7]~1                                                       ; Unassigned ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|reg_data_out~6                                                 ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|reg_data_out~8                                                 ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.addr[4]~4                                 ; Unassigned ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.setreqlen                                 ; Unassigned ; 95      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite0_data[2]~1                                              ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite0_pointer[15]~2                                          ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite0_pointer[30]~3                                          ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite0_xpos[11]~1                                             ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite0_ypos[11]~0                                             ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite_col[0]~2                                                ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vbstart[11]~0                                                  ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vbstop[11]~0                                                   ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.reqlen[0]~0                                ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.setreqlen                                  ; Unassigned ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster|Equal0~4                          ; Unassigned ; 24      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster|newPixel                          ; Unassigned ; 17      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vsize[11]~0                                                    ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vtotal[11]~0                                                   ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_reg_addr[11]                                                                    ; Unassigned ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_reg_addr[11]~0                                                                  ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; VirtualToplevel:myVirtualToplevel|vga_reg_datain[15]~0                                                                ; Unassigned ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                 ; Unassigned ; 70      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; PLL_50To100split:mypll|altpll:altpll_component|PLL_50To100split_altpll:auto_generated|wire_generic_pll3_outclk ; 1951    ;
; PLL_50To100split:mypll|altpll:altpll_component|PLL_50To100split_altpll:auto_generated|wire_generic_pll2_outclk ; 1754    ;
; VirtualToplevel:myVirtualToplevel|reset                                                                        ; 621     ;
+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------+------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                          ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------+------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_v5k1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1           ; 0     ; None                                         ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; VirtualToplevel:myVirtualToplevel|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_f2k1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None                                         ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; VirtualToplevel:myVirtualToplevel|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_o422:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_c3t1:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 18           ; 2048         ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 2048                        ; 18                          ; 2048                        ; 18                          ; 36864               ; 4           ; 0     ; None                                         ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; VirtualToplevel:myVirtualToplevel|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; Single Clock ; 512          ; 18           ; 512          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0     ; None                                         ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_e7d1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1           ; 0     ; db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif     ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_ebs1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; None                                         ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------------------+------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 1     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 3     ;
; Number of I/O Rules Inapplicable ; 24    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 100          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 283       ; 0            ; 0            ; 283       ; 283       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 283          ; 283          ; 283          ; 283          ; 283          ; 0         ; 283          ; 283          ; 0         ; 0         ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ; 183          ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ; 283          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; VGA_HS             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DAT3            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_TXD           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_CMD             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_CLK             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_ADDR[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_WE_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_RST_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_OE_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_CE_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_UB_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_LB_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_WE_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_CE_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_OE_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TDO                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; I2C_SCLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_24[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_24[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_27[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_27[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; EXT_CLOCK          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TDI                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TCK                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TCS                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA_0          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA_1          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FL_DQ[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SRAM_DQ[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; I2C_SDAT           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_DAT             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART_RXD           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEFA2F23I7 for design "SOC"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance PLL_50To100split:mypll|altpll:altpll_component|PLL_50To100split_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneY/db/pll_50to100split_altpll.v Line: 65
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 283 pins of 283 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Error (169282): There are 257 IO output pads in the design, but only 224 IO output pad locations available on the device.
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:00
Warning (169064): Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin FL_DQ[7] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 71
    Info (169065): Pin FL_DQ[0] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin FL_DQ[1] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin FL_DQ[2] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin FL_DQ[3] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin FL_DQ[4] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin FL_DQ[5] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin FL_DQ[6] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169065): Pin SRAM_DQ[0] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[1] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[2] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[3] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[4] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[5] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[6] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[7] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[8] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[9] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[10] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[11] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[12] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[13] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[14] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin SRAM_DQ[15] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169065): Pin I2C_SDAT has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 58
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
Warning (169069): Following 170 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin LEDR[4] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[5] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[6] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[7] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[8] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[9] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin FL_ADDR[0] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[1] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[2] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[3] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[4] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[5] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[6] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[7] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[8] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[9] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[10] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[11] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[12] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[13] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[14] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[15] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[16] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[17] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[18] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[19] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[20] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_ADDR[21] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 38
    Info (169070): Pin FL_WE_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 39
    Info (169070): Pin FL_RST_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 40
    Info (169070): Pin FL_OE_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 41
    Info (169070): Pin FL_CE_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 42
    Info (169070): Pin SRAM_ADDR[0] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[1] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[2] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[3] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[4] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[5] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[6] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[7] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[8] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[9] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[10] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[11] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[12] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[13] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[14] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[15] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[16] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_ADDR[17] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 44
    Info (169070): Pin SRAM_UB_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 45
    Info (169070): Pin SRAM_LB_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 46
    Info (169070): Pin SRAM_WE_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 47
    Info (169070): Pin SRAM_CE_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 48
    Info (169070): Pin SRAM_OE_N has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 49
    Info (169070): Pin TDO has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 57
    Info (169070): Pin I2C_SCLK has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 59
    Info (169070): Pin AUD_ADCLRCK has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 67
    Info (169070): Pin AUD_DACLRCK has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 69
    Info (169070): Pin AUD_DACDAT has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 70
    Info (169070): Pin AUD_XCK has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 72
    Info (169070): Pin LEDG[0] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[1] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[2] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[3] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[4] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[5] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[6] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDG[7] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 21
    Info (169070): Pin LEDR[0] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[1] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[2] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin LEDR[3] has GND driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 22
    Info (169070): Pin DRAM_CKE has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 36
    Info (169070): Pin FL_DQ[7] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin AUD_BCLK has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 71
    Info (169070): Pin FL_DQ[0] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin FL_DQ[1] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin FL_DQ[2] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin FL_DQ[3] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin FL_DQ[4] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin FL_DQ[5] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin FL_DQ[6] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 37
    Info (169070): Pin SRAM_DQ[0] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[1] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[2] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[3] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[4] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[5] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[6] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[7] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[8] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[9] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[10] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[11] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[12] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[13] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[14] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin SRAM_DQ[15] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 43
    Info (169070): Pin I2C_SDAT has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 58
    Info (169070): Pin GPIO_0[0] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[1] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[2] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[3] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[4] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[5] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[6] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[7] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[8] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[9] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[10] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[11] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[12] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[13] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[14] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[15] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[16] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[17] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[18] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[19] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[20] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[21] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[22] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[23] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[24] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[25] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[26] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[27] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[28] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[29] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[30] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[31] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[32] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[33] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[34] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_0[35] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 73
    Info (169070): Pin GPIO_1[0] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[1] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[2] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[3] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[4] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[5] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[6] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[7] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[8] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[9] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[10] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[11] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[12] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[13] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[14] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[15] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[16] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[17] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[20] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[21] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[22] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[23] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[24] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[25] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[26] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[27] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[28] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[29] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[30] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[31] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[32] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[33] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[34] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
    Info (169070): Pin GPIO_1[35] has VCC driving its datain port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/de1/DE1_Toplevel.vhd Line: 74
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings
    Error: Peak virtual memory: 5080 megabytes
    Error: Processing ended: Fri Sep 04 08:31:24 2020
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:08


