{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417740066470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417740066474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 16:41:06 2014 " "Processing started: Thu Dec 04 16:41:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417740066474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417740066474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417740066474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417740067411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/eeberhar/dcengr/my documents/elenlabs/lab7/comply.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/eeberhar/dcengr/my documents/elenlabs/lab7/comply.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comply " "Found entity 1: Comply" {  } { { "../../Lab7/Comply.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab7/Comply.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417740067589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417740067589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/eeberhar/dcengr/my documents/elenlabs/lab8/divide_by_50.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/eeberhar/dcengr/my documents/elenlabs/lab8/divide_by_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_50 " "Found entity 1: divide_by_50" {  } { { "../divide_by_50.v" "" { Text "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/divide_by_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417740067646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417740067646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/eeberhar/dcengr/my documents/elenlabs/lab8/divide_by_10.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/eeberhar/dcengr/my documents/elenlabs/lab8/divide_by_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10 " "Found entity 1: divide_by_10" {  } { { "../divide_by_10.v" "" { Text "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/divide_by_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417740067708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417740067708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/eeberhar/dcengr/my documents/elenlabs/lab8/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/eeberhar/dcengr/my documents/elenlabs/lab8/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../clock_divider.v" "" { Text "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417740067768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417740067768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab07.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07 " "Found entity 1: Lab07" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417740067828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417740067828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab07 " "Elaborating entity \"Lab07\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417740068001 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 384 104 272 400 "SW\[17\]" "" } { 400 104 272 416 "SW\[16\]" "" } { 480 88 256 496 "SW\[0\]" "" } { 496 88 256 512 "SW\[1\]" "" } { 512 88 256 528 "SW\[2\]" "" } { 528 88 256 544 "SW\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1417740068009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 384 104 272 400 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[16\] SW16 " "Converted element name(s) from \"SW\[16\]\" to \"SW16\"" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 400 104 272 416 "SW\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[0\] SW0 " "Converted element name(s) from \"SW\[0\]\" to \"SW0\"" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 480 88 256 496 "SW\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[1\] SW1 " "Converted element name(s) from \"SW\[1\]\" to \"SW1\"" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 496 88 256 512 "SW\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[2\] SW2 " "Converted element name(s) from \"SW\[2\]\" to \"SW2\"" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 512 88 256 528 "SW\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3\] SW3 " "Converted element name(s) from \"SW\[3\]\" to \"SW3\"" {  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 528 88 256 544 "SW\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068014 ""}  } { { "Lab07.bdf" "" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 384 104 272 400 "SW\[17\]" "" } { 400 104 272 416 "SW\[16\]" "" } { 480 88 256 496 "SW\[0\]" "" } { 496 88 256 512 "SW\[1\]" "" } { 512 88 256 528 "SW\[2\]" "" } { 528 88 256 544 "SW\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1417740068014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst4\"" {  } { { "Lab07.bdf" "inst4" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 40 320 480 120 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clock_divider:inst4\|divide_by_50:d6 " "Elaborating entity \"divide_by_50\" for hierarchy \"clock_divider:inst4\|divide_by_50:d6\"" {  } { { "../clock_divider.v" "d6" { Text "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/clock_divider.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clock_divider:inst4\|divide_by_10:d5 " "Elaborating entity \"divide_by_10\" for hierarchy \"clock_divider:inst4\|divide_by_10:d5\"" {  } { { "../clock_divider.v" "d5" { Text "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/clock_divider.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comply Comply:inst7 " "Elaborating entity \"Comply\" for hierarchy \"Comply:inst7\"" {  } { { "Lab07.bdf" "inst7" { Schematic "//samba1/eeberhar/dcengr/My Documents/ElenLabs/Lab8/Files/Lab07.bdf" { { 264 288 448 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417740068670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1417740069821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417740071116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417740071116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417740071489 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417740071489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417740071489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417740071489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417740071596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 16:41:11 2014 " "Processing ended: Thu Dec 04 16:41:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417740071596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417740071596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417740071596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417740071596 ""}
