\doxysection{C\+:/\+Users/mbarb/\+Documents/\+Platform\+IO/\+Projects/\+STM32\+\_\+tplprj/src/1\+\_\+\+FMK/\+FMK\+\_\+\+HAL/\+FMK\+\_\+\+CPU/\+Src/\+FMK\+\_\+\+CPU.h File Reference}
\hypertarget{_f_m_k___c_p_u_8h}{}\label{_f_m_k___c_p_u_8h}\index{C:/Users/mbarb/Documents/PlatformIO/Projects/STM32\_tplprj/src/1\_FMK/FMK\_HAL/FMK\_CPU/Src/FMK\_CPU.h@{C:/Users/mbarb/Documents/PlatformIO/Projects/STM32\_tplprj/src/1\_FMK/FMK\_HAL/FMK\_CPU/Src/FMK\_CPU.h}}


Template\+\_\+\+Brief\+Description.  


{\ttfamily \#include "{}FMK\+\_\+\+CFG/\+FMKCFG\+\_\+\+Config\+Files/\+FMKCPU\+\_\+\+Config\+Public.\+h"{}}\newline
{\ttfamily \#include "{}Type\+Common.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_f_m_k___c_p_u_8h_a4eaa3857563082c95669b448e992b30d}{FMKCPU\+\_\+\+PWM\+\_\+\+MAX\+\_\+\+DUTY\+\_\+\+CYLCE}}~((\mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}})1000)
\item 
\#define \mbox{\hyperlink{_f_m_k___c_p_u_8h_acfcd811c14e061a352a5bc2d91b542d7}{FMKCPU\+\_\+\+PWM\+\_\+\+MIN\+\_\+\+DUTY\+\_\+\+CYLCE}}~((\mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}})0)
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}}(\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e)
\begin{DoxyCompactList}\small\item\em Call back function for channels. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Polarity}} \{ \mbox{\hyperlink{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9ca0ea55f1a652f8a74bdd3c1fe0273951a}{FMKCPU\+\_\+\+CHNLPOLARITY\+\_\+\+LOW}} = 0x0U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9ca77e4a4b1b5648d6e868c11521a000bf2}{FMKCPU\+\_\+\+CHNLPOLARITY\+\_\+\+HIGH}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9ca0de3f442d1b7068b88ff815b7aa48f71}{FMKCPU\+\_\+\+CHNLPOLARITY\+\_\+\+NB}}
 \}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+State}} \{ \mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28ab5b82b136a62aa1148a5d4058b18b23f}{FMKCPU\+\_\+\+CHNLST\+\_\+\+ACTIVATED}} = 0x0U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28a8c930c5691a76983d32acd1385e7b900}{FMKCPU\+\_\+\+CHNLST\+\_\+\+DISACTIVATED}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28a584a3ef552a863291537e7c639b3c43d}{FMKCPU\+\_\+\+CHNLST\+\_\+\+NB}}
 \}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Run\+Mode}} \{ \mbox{\hyperlink{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6af0649cbaaacea8a513ae7864976c5c42}{FMKCPU\+\_\+\+CNHL\+\_\+\+RUNMODE\+\_\+\+POLLING}} = 0x0U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6ab287cbf9bf29f94f88afa98fb0a1dbed}{FMKCPU\+\_\+\+CNHL\+\_\+\+RUNMODE\+\_\+\+INTERRUPT}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6aee410bf16ba61f93fb155ccd9329ad43}{FMKCPU\+\_\+\+CNHL\+\_\+\+RUNMODE\+\_\+\+NB}}
 \}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port\+Ope}} \{ \mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2defa2e7b6a1849961e1a3bd8b0a64dde46a0}{FMKCPU\+\_\+\+CLOCKPORT\+\_\+\+OPE\+\_\+\+ENABLE}} = 0x0U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2defaab444f6c91d9f4a5a7877d35559a1a6d}{FMKCPU\+\_\+\+CLOCKPORT\+\_\+\+OPE\+\_\+\+DISABLE}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2defade64d5fd3e3213665286d3434abf199f}{FMKCPU\+\_\+\+CLOCKPORT\+\_\+\+OPE\+\_\+\+NB}}
 \}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef}{t\+\_\+e\+FMKCPU\+\_\+\+NVIC\+\_\+\+Ope}} \{ \mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9efa828f727e41d2a4a45864e57fe1c7be3a}{FMKCPU\+\_\+\+NVIC\+\_\+\+OPE\+\_\+\+ENABLE}} = 0x0U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9efa0907470fab780bffde44795186840eb7}{FMKCPU\+\_\+\+NVIC\+\_\+\+OPE\+\_\+\+DISABLE}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9efa92dea36abd5accf1ae5848088d976ff8}{FMKCPU\+\_\+\+NVIC\+\_\+\+OPE\+\_\+\+NB}}
 \}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Meas\+Trigger}} \{ \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301a65edc832eb5e15c8a82de3fff313af08}{FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+RISING\+\_\+\+EDGE}} = 0x0U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301ae1441d8bd624826da70c91ed41b4a21d}{FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+FALLING\+\_\+\+EDGE}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301ac6fdc5fbc21d62f4dc76909b91ec76d1}{FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+BOTH\+\_\+\+EDGE}}
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301af6a00fad81b9c93f189a4346f229ffbb}{FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+NB}}
 \}
\item 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Error\+State}} \{ \newline
\mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a28baa8ec404c8260ac7337d99ecf4691}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+OK}} = 0X00U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a8a8effc04fddaa5bd3319b688dc53374}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+INVALID\+\_\+\+CHANNEL}} = 0x01U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595ac89212f392732309f4169a3df68b15fd}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+TIMEOUT}} = 0x02U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a30feb2614c84e2c1edf8e724221295ac}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+OVERFLOW}} = 0x04U
, \newline
\mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595addcd5a102776b504401e5d707cfdfd59}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+UNDERFLOW}} = 0x08U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595aad477d8bc2a3b5d18025f72c33aaab1d}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+NOT\+\_\+\+CONFIGURED}} = 0x10U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a253f6b246a45d2aa03eb2c3ff7a3aa1f}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+BUSY}} = 0x20U
, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595ae9df58406e17d5fac60295debc02ef1e}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+INIT\+\_\+\+FAILED}} = 0x04U
, \newline
\mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a492ff4b72f5e9e6539557a4b049b37bd}{FMKCPU\+\_\+\+ERRSTATE\+\_\+\+UNKNOWN}} = 0x80U
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a3f8a0b3f948f251f4a49615b99214567}{FMKCPU\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Perform all Init action for this module.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_ada5ebc941ad521d4338966e80e698f15}{FMKCPU\+\_\+\+Cyclic}} (void)
\begin{DoxyCompactList}\small\item\em Perform all Cyclic action for this module.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_ab0e031ae820fd8661f0a1be174462853}{FMKCPU\+\_\+\+Get\+State}} (\mbox{\hyperlink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}} \texorpdfstring{$\ast$}{*}f\+\_\+\+State\+\_\+pe)
\begin{DoxyCompactList}\small\item\em Function to know the module state.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_acaca75f0d8867a5b3e0a2bde245e79a9}{FMKCPU\+\_\+\+Set\+State}} (\mbox{\hyperlink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}} f\+\_\+\+State\+\_\+e)
\begin{DoxyCompactList}\small\item\em Function to update the module state.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_abe28cb7add1078e41b94092380e173be}{FMKCPU\+\_\+\+Set\+\_\+\+Sys\+Clock\+Cfg}} (void)
\begin{DoxyCompactList}\small\item\em Set the system clock configuration.~\newline
. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_f_m_k___c_p_u_8h_a3781183498c848aa58c960c873f70094}{FMKCPU\+\_\+\+Set\+\_\+\+Delay}} (\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} f\+\_\+delayms\+\_\+u32)
\begin{DoxyCompactList}\small\item\em Set a Delay.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_aad5afa0db90627a3c1b6a20c32a5c896}{FMKCPU\+\_\+\+Get\+\_\+\+Tick}} (\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} \texorpdfstring{$\ast$}{*}f\+\_\+tickms\+\_\+pu32)
\begin{DoxyCompactList}\small\item\em Get a tick from clock freqency.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_ac40b45930ed1477a125eb47492be18b4}{FMKCPU\+\_\+\+Set\+\_\+\+NVICState}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a2196bfb127e600673166e06e677a3f23}{t\+\_\+e\+FMKCPU\+\_\+\+IRQNType}} f\+\_\+\+IRQN\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_aaaf20d3204ade01b365203d1602ad08e}{t\+\_\+e\+FMKCPU\+\_\+\+NVICPriority}} f\+\_\+priority\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef}{t\+\_\+e\+FMKCPU\+\_\+\+NVIC\+\_\+\+Ope}} f\+\_\+\+Ope\+State\+\_\+e)
\begin{DoxyCompactList}\small\item\em Set the priority for a NVIC and the state ON/\+OFF~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_ab1f77ff513accfba4a6f550730d717c5}{FMKCPU\+\_\+\+Set\+\_\+\+Hw\+Clock}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a1667f208dff1f64a5c256a8851c480dc}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port}} f\+\_\+clk\+Port\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port\+Ope}} f\+\_\+\+Ope\+State\+\_\+e)
\begin{DoxyCompactList}\small\item\em Set the RCC clock state.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a60e3806dec6978b25e9d6a239be247eb}{FMKCPU\+\_\+\+Set\+\_\+\+Wwdg\+Cfg}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a25152b931793a54096307a6aea7af3b7}{t\+\_\+e\+FMKCPu\+\_\+\+Wwdg\+Reset\+Period}} f\+\_\+period\+\_\+e)
\begin{DoxyCompactList}\small\item\em Set the watchdog configuration.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a2e6c15b2b4e3465e9319dc2b72f1564e}{FMKCPU\+\_\+\+Reset\+Wwdg}} (void)
\begin{DoxyCompactList}\small\item\em Reset the watchdogs counter.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a41754534bb3a39ff40aee1681e6bb176}{FMKCPU\+\_\+\+Set\+\_\+\+PWMChannel\+Cfg}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} f\+\_\+pwm\+Freq\+\_\+u32)
\begin{DoxyCompactList}\small\item\em Configure a timer channel in PWM configuration.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a28fc139596ec5b24369d085c66ae8b69}{FMKCPU\+\_\+\+Set\+\_\+\+PWMChannel\+Duty}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}} f\+\_\+duty\+Cycle\+\_\+u16)
\begin{DoxyCompactList}\small\item\em Set the Duty\+Cycle to a timer channel. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a3034498766ccde11c32215ce5d4c4b94}{FMKCPU\+\_\+\+Get\+\_\+\+PWMChannel\+Duty}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}} \texorpdfstring{$\ast$}{*}f\+\_\+duty\+Cycle\+\_\+u16)
\begin{DoxyCompactList}\small\item\em Get the Duty\+Cycle from a timer channel. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_af79aeafd4fb0d3f89c254fea3353e263}{FMKCPU\+\_\+\+Set\+\_\+\+ICChannel\+Cfg}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Meas\+Trigger}} f\+\_\+\+Meas\+Trigger\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+\+ITChannel\+\_\+cb)
\begin{DoxyCompactList}\small\item\em Configure a timer channel in Input Compare configuration.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_abdcfd49a46e1ec2a7e5d958946e82dea}{FMKCPU\+\_\+\+Set\+\_\+\+Evnt\+Channel\+Cfg}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a3e2f7da9e5fe4b2768ed682326f65c23}{t\+\_\+e\+FMKCPU\+\_\+\+Event\+Channel}} f\+\_\+evnt\+Channel\+\_\+e, \mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} f\+\_\+periodms\+\_\+u32, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+\+ITChannel\+\_\+cb)
\begin{DoxyCompactList}\small\item\em Configure a a timer channel on event configuration.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a4f9d7cdfeb63d6ec451bef5f7a33cd57}{FMKCPU\+\_\+\+Add\+Timer\+Chnl\+Callback}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}} \texorpdfstring{$\ast$}{*}f\+\_\+\+ITChannel\+\_\+cb)
\begin{DoxyCompactList}\small\item\em Add a callback function to a timer channel.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_adb8dfb21f4aac3d65a45ac8eed341c7a}{FMKCPU\+\_\+\+Set\+\_\+\+Channel\+State}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+State}} f\+\_\+channel\+State\+\_\+e)
\begin{DoxyCompactList}\small\item\em Set a timer-\/channel state ON/\+OFF.~\newline
. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_acfff1d9657cf87a7d03b8888ba3651e5}{FMKCPU\+\_\+\+Get\+\_\+\+Channel\+Error\+Status}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Error\+State}} \texorpdfstring{$\ast$}{*}f\+\_\+chnl\+Err\+Info\+\_\+pe)
\begin{DoxyCompactList}\small\item\em Function to get the error code for a timer\+\_\+channel. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} \mbox{\hyperlink{_f_m_k___c_p_u_8h_a5ac126f23421d8778a799c099feb691f}{FMKCPU\+\_\+\+Get\+\_\+\+Register\+CRRx}} (\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e, \mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} \texorpdfstring{$\ast$}{*}f\+\_\+\+CCRx\+Value\+\_\+pu32)
\begin{DoxyCompactList}\small\item\em Function to get CCRx register value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Template\+\_\+\+Brief\+Description. 

\begin{DoxyNote}{Note}
Template\+Details\+Description.~\newline
 
\end{DoxyNote}
\begin{DoxyAuthor}{Author}
xxxxxx 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
jj/mm/yyyy 
\end{DoxyDate}
\begin{DoxyVersion}{Version}
1.\+0 
\end{DoxyVersion}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{_f_m_k___c_p_u_8h_a4eaa3857563082c95669b448e992b30d}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_PWM\_MAX\_DUTY\_CYLCE@{FMKCPU\_PWM\_MAX\_DUTY\_CYLCE}}
\index{FMKCPU\_PWM\_MAX\_DUTY\_CYLCE@{FMKCPU\_PWM\_MAX\_DUTY\_CYLCE}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_PWM\_MAX\_DUTY\_CYLCE}{FMKCPU\_PWM\_MAX\_DUTY\_CYLCE}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a4eaa3857563082c95669b448e992b30d} 
\#define FMKCPU\+\_\+\+PWM\+\_\+\+MAX\+\_\+\+DUTY\+\_\+\+CYLCE~((\mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}})1000)}

Max duty cycle allowed \Hypertarget{_f_m_k___c_p_u_8h_acfcd811c14e061a352a5bc2d91b542d7}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_PWM\_MIN\_DUTY\_CYLCE@{FMKCPU\_PWM\_MIN\_DUTY\_CYLCE}}
\index{FMKCPU\_PWM\_MIN\_DUTY\_CYLCE@{FMKCPU\_PWM\_MIN\_DUTY\_CYLCE}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_PWM\_MIN\_DUTY\_CYLCE}{FMKCPU\_PWM\_MIN\_DUTY\_CYLCE}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_acfcd811c14e061a352a5bc2d91b542d7} 
\#define FMKCPU\+\_\+\+PWM\+\_\+\+MIN\+\_\+\+DUTY\+\_\+\+CYLCE~((\mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}})0)}

Min duty\+Cycle allowed 

\doxysubsection{Typedef Documentation}
\Hypertarget{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_cbFMKCPU\_InterruptChnl@{t\_cbFMKCPU\_InterruptChnl}}
\index{t\_cbFMKCPU\_InterruptChnl@{t\_cbFMKCPU\_InterruptChnl}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_cbFMKCPU\_InterruptChnl}{t\_cbFMKCPU\_InterruptChnl}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4} 
typedef \mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl(\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}} f\+\_\+timer\+\_\+e, \mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}} f\+\_\+channel\+\_\+e)}



Call back function for channels. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: timer channel \\
\hline
\mbox{\texttt{ out}}  & {\em f\+\_\+channel\+\_\+e} & \+: channel which make the interruption \\
\hline
\end{DoxyParams}


\doxysubsection{Enumeration Type Documentation}
\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_ChnlErrorState@{t\_eFMKCPU\_ChnlErrorState}}
\index{t\_eFMKCPU\_ChnlErrorState@{t\_eFMKCPU\_ChnlErrorState}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_ChnlErrorState}{t\_eFMKCPU\_ChnlErrorState}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Error\+State}}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_OK@{FMKCPU\_ERRSTATE\_OK}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_OK@{FMKCPU\_ERRSTATE\_OK}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a28baa8ec404c8260ac7337d99ecf4691}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+OK&No error detected \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_INVALID\_CHANNEL@{FMKCPU\_ERRSTATE\_INVALID\_CHANNEL}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_INVALID\_CHANNEL@{FMKCPU\_ERRSTATE\_INVALID\_CHANNEL}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a8a8effc04fddaa5bd3319b688dc53374}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+INVALID\+\_\+\+CHANNEL&Invalid canal \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_TIMEOUT@{FMKCPU\_ERRSTATE\_TIMEOUT}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_TIMEOUT@{FMKCPU\_ERRSTATE\_TIMEOUT}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595ac89212f392732309f4169a3df68b15fd}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+TIMEOUT&time waiting excedeed \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_OVERFLOW@{FMKCPU\_ERRSTATE\_OVERFLOW}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_OVERFLOW@{FMKCPU\_ERRSTATE\_OVERFLOW}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a30feb2614c84e2c1edf8e724221295ac}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+OVERFLOW&overflow capacity \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_UNDERFLOW@{FMKCPU\_ERRSTATE\_UNDERFLOW}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_UNDERFLOW@{FMKCPU\_ERRSTATE\_UNDERFLOW}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595addcd5a102776b504401e5d707cfdfd59}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+UNDERFLOW&Under flow capacity \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_NOT\_CONFIGURED@{FMKCPU\_ERRSTATE\_NOT\_CONFIGURED}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_NOT\_CONFIGURED@{FMKCPU\_ERRSTATE\_NOT\_CONFIGURED}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595aad477d8bc2a3b5d18025f72c33aaab1d}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+NOT\+\_\+\+CONFIGURED&timer or channel not configured \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_BUSY@{FMKCPU\_ERRSTATE\_BUSY}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_BUSY@{FMKCPU\_ERRSTATE\_BUSY}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a253f6b246a45d2aa03eb2c3ff7a3aa1f}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+BUSY&channel is busy \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_INIT\_FAILED@{FMKCPU\_ERRSTATE\_INIT\_FAILED}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_INIT\_FAILED@{FMKCPU\_ERRSTATE\_INIT\_FAILED}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595ae9df58406e17d5fac60295debc02ef1e}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+INIT\+\_\+\+FAILED&Failed during intitialize of channel \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_ERRSTATE\_UNKNOWN@{FMKCPU\_ERRSTATE\_UNKNOWN}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ERRSTATE\_UNKNOWN@{FMKCPU\_ERRSTATE\_UNKNOWN}}}\Hypertarget{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595a492ff4b72f5e9e6539557a4b049b37bd}\label{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595} 
FMKCPU\+\_\+\+ERRSTATE\+\_\+\+UNKNOWN&unknown error detected \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_ChnlMeasTrigger@{t\_eFMKCPU\_ChnlMeasTrigger}}
\index{t\_eFMKCPU\_ChnlMeasTrigger@{t\_eFMKCPU\_ChnlMeasTrigger}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_ChnlMeasTrigger}{t\_eFMKCPU\_ChnlMeasTrigger}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Meas\+Trigger}}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNL\_MEAS\_RISING\_EDGE@{FMKCPU\_CHNL\_MEAS\_RISING\_EDGE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNL\_MEAS\_RISING\_EDGE@{FMKCPU\_CHNL\_MEAS\_RISING\_EDGE}}}\Hypertarget{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301a65edc832eb5e15c8a82de3fff313af08}\label{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301} 
FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+RISING\+\_\+\+EDGE&The channel interrupt will be triggered on rising edge \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNL\_MEAS\_FALLING\_EDGE@{FMKCPU\_CHNL\_MEAS\_FALLING\_EDGE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNL\_MEAS\_FALLING\_EDGE@{FMKCPU\_CHNL\_MEAS\_FALLING\_EDGE}}}\Hypertarget{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301ae1441d8bd624826da70c91ed41b4a21d}\label{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301} 
FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+FALLING\+\_\+\+EDGE&The channel interrupt will be triggered on falling edge \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNL\_MEAS\_BOTH\_EDGE@{FMKCPU\_CHNL\_MEAS\_BOTH\_EDGE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNL\_MEAS\_BOTH\_EDGE@{FMKCPU\_CHNL\_MEAS\_BOTH\_EDGE}}}\Hypertarget{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301ac6fdc5fbc21d62f4dc76909b91ec76d1}\label{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301} 
FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+BOTH\+\_\+\+EDGE&The channel interrupt will be triggered on both edge \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNL\_MEAS\_NB@{FMKCPU\_CHNL\_MEAS\_NB}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNL\_MEAS\_NB@{FMKCPU\_CHNL\_MEAS\_NB}}}\Hypertarget{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301af6a00fad81b9c93f189a4346f229ffbb}\label{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301} 
FMKCPU\+\_\+\+CHNL\+\_\+\+MEAS\+\_\+\+NB&Number of trigger mode \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_ChnlPolarity@{t\_eFMKCPU\_ChnlPolarity}}
\index{t\_eFMKCPU\_ChnlPolarity@{t\_eFMKCPU\_ChnlPolarity}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_ChnlPolarity}{t\_eFMKCPU\_ChnlPolarity}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Polarity}}}

\texorpdfstring{$<$}{<} Enum for harware channel polarity \begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNLPOLARITY\_LOW@{FMKCPU\_CHNLPOLARITY\_LOW}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNLPOLARITY\_LOW@{FMKCPU\_CHNLPOLARITY\_LOW}}}\Hypertarget{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9ca0ea55f1a652f8a74bdd3c1fe0273951a}\label{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c} 
FMKCPU\+\_\+\+CHNLPOLARITY\+\_\+\+LOW&Reference to harware channel polarity low \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNLPOLARITY\_HIGH@{FMKCPU\_CHNLPOLARITY\_HIGH}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNLPOLARITY\_HIGH@{FMKCPU\_CHNLPOLARITY\_HIGH}}}\Hypertarget{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9ca77e4a4b1b5648d6e868c11521a000bf2}\label{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c} 
FMKCPU\+\_\+\+CHNLPOLARITY\+\_\+\+HIGH&Reference to harware channel polarity high \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNLPOLARITY\_NB@{FMKCPU\_CHNLPOLARITY\_NB}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNLPOLARITY\_NB@{FMKCPU\_CHNLPOLARITY\_NB}}}\Hypertarget{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9ca0de3f442d1b7068b88ff815b7aa48f71}\label{_f_m_k___c_p_u_8h_aeb902c2ce8e7865846e6472fb75f8a9c} 
FMKCPU\+\_\+\+CHNLPOLARITY\+\_\+\+NB&Number of hardxware channel polarity \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_ChnlRunMode@{t\_eFMKCPU\_ChnlRunMode}}
\index{t\_eFMKCPU\_ChnlRunMode@{t\_eFMKCPU\_ChnlRunMode}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_ChnlRunMode}{t\_eFMKCPU\_ChnlRunMode}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Run\+Mode}}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CNHL\_RUNMODE\_POLLING@{FMKCPU\_CNHL\_RUNMODE\_POLLING}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CNHL\_RUNMODE\_POLLING@{FMKCPU\_CNHL\_RUNMODE\_POLLING}}}\Hypertarget{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6af0649cbaaacea8a513ae7864976c5c42}\label{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6} 
FMKCPU\+\_\+\+CNHL\+\_\+\+RUNMODE\+\_\+\+POLLING&The channel is running in polling mode (standard mode) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CNHL\_RUNMODE\_INTERRUPT@{FMKCPU\_CNHL\_RUNMODE\_INTERRUPT}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CNHL\_RUNMODE\_INTERRUPT@{FMKCPU\_CNHL\_RUNMODE\_INTERRUPT}}}\Hypertarget{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6ab287cbf9bf29f94f88afa98fb0a1dbed}\label{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6} 
FMKCPU\+\_\+\+CNHL\+\_\+\+RUNMODE\+\_\+\+INTERRUPT&The channel is running in interrupt mode, which means HAL error callback is active, among other things \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CNHL\_RUNMODE\_NB@{FMKCPU\_CNHL\_RUNMODE\_NB}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CNHL\_RUNMODE\_NB@{FMKCPU\_CNHL\_RUNMODE\_NB}}}\Hypertarget{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6aee410bf16ba61f93fb155ccd9329ad43}\label{_f_m_k___c_p_u_8h_af086c192428d5dcfcd08f674c026d9b6} 
FMKCPU\+\_\+\+CNHL\+\_\+\+RUNMODE\+\_\+\+NB&Number of channel run mode take in charge (DMA currently not available) \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_ChnlState@{t\_eFMKCPU\_ChnlState}}
\index{t\_eFMKCPU\_ChnlState@{t\_eFMKCPU\_ChnlState}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_ChnlState}{t\_eFMKCPU\_ChnlState}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+State}}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNLST\_ACTIVATED@{FMKCPU\_CHNLST\_ACTIVATED}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNLST\_ACTIVATED@{FMKCPU\_CHNLST\_ACTIVATED}}}\Hypertarget{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28ab5b82b136a62aa1148a5d4058b18b23f}\label{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28} 
FMKCPU\+\_\+\+CHNLST\+\_\+\+ACTIVATED&The channel is acitvated by software, is running \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNLST\_DISACTIVATED@{FMKCPU\_CHNLST\_DISACTIVATED}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNLST\_DISACTIVATED@{FMKCPU\_CHNLST\_DISACTIVATED}}}\Hypertarget{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28a8c930c5691a76983d32acd1385e7b900}\label{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28} 
FMKCPU\+\_\+\+CHNLST\+\_\+\+DISACTIVATED&the channel is disactivated by software, not running \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CHNLST\_NB@{FMKCPU\_CHNLST\_NB}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CHNLST\_NB@{FMKCPU\_CHNLST\_NB}}}\Hypertarget{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28a584a3ef552a863291537e7c639b3c43d}\label{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28} 
FMKCPU\+\_\+\+CHNLST\+\_\+\+NB&Number of channel state \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_ClockPortOpe@{t\_eFMKCPU\_ClockPortOpe}}
\index{t\_eFMKCPU\_ClockPortOpe@{t\_eFMKCPU\_ClockPortOpe}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_ClockPortOpe}{t\_eFMKCPU\_ClockPortOpe}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port\+Ope}}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CLOCKPORT\_OPE\_ENABLE@{FMKCPU\_CLOCKPORT\_OPE\_ENABLE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CLOCKPORT\_OPE\_ENABLE@{FMKCPU\_CLOCKPORT\_OPE\_ENABLE}}}\Hypertarget{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2defa2e7b6a1849961e1a3bd8b0a64dde46a0}\label{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def} 
FMKCPU\+\_\+\+CLOCKPORT\+\_\+\+OPE\+\_\+\+ENABLE&The operation to make on rcc clock port will be to enable it \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CLOCKPORT\_OPE\_DISABLE@{FMKCPU\_CLOCKPORT\_OPE\_DISABLE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CLOCKPORT\_OPE\_DISABLE@{FMKCPU\_CLOCKPORT\_OPE\_DISABLE}}}\Hypertarget{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2defaab444f6c91d9f4a5a7877d35559a1a6d}\label{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def} 
FMKCPU\+\_\+\+CLOCKPORT\+\_\+\+OPE\+\_\+\+DISABLE&The operation to make on rcc clock port will be to disable it \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_CLOCKPORT\_OPE\_NB@{FMKCPU\_CLOCKPORT\_OPE\_NB}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_CLOCKPORT\_OPE\_NB@{FMKCPU\_CLOCKPORT\_OPE\_NB}}}\Hypertarget{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2defade64d5fd3e3213665286d3434abf199f}\label{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def} 
FMKCPU\+\_\+\+CLOCKPORT\+\_\+\+OPE\+\_\+\+NB&Number of operation on rcc clock state \\
\hline

\end{DoxyEnumFields}
\Hypertarget{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef}\index{FMK\_CPU.h@{FMK\_CPU.h}!t\_eFMKCPU\_NVIC\_Ope@{t\_eFMKCPU\_NVIC\_Ope}}
\index{t\_eFMKCPU\_NVIC\_Ope@{t\_eFMKCPU\_NVIC\_Ope}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{t\_eFMKCPU\_NVIC\_Ope}{t\_eFMKCPU\_NVIC\_Ope}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef} 
enum \mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef}{t\+\_\+e\+FMKCPU\+\_\+\+NVIC\+\_\+\+Ope}}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_NVIC\_OPE\_ENABLE@{FMKCPU\_NVIC\_OPE\_ENABLE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_NVIC\_OPE\_ENABLE@{FMKCPU\_NVIC\_OPE\_ENABLE}}}\Hypertarget{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9efa828f727e41d2a4a45864e57fe1c7be3a}\label{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef} 
FMKCPU\+\_\+\+NVIC\+\_\+\+OPE\+\_\+\+ENABLE&The operation to make on NVIC is to enable it \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_NVIC\_OPE\_DISABLE@{FMKCPU\_NVIC\_OPE\_DISABLE}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_NVIC\_OPE\_DISABLE@{FMKCPU\_NVIC\_OPE\_DISABLE}}}\Hypertarget{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9efa0907470fab780bffde44795186840eb7}\label{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef} 
FMKCPU\+\_\+\+NVIC\+\_\+\+OPE\+\_\+\+DISABLE&The operation to make on NVIC is to disable it \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FMKCPU\_NVIC\_OPE\_NB@{FMKCPU\_NVIC\_OPE\_NB}!FMK\_CPU.h@{FMK\_CPU.h}}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_NVIC\_OPE\_NB@{FMKCPU\_NVIC\_OPE\_NB}}}\Hypertarget{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9efa92dea36abd5accf1ae5848088d976ff8}\label{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef} 
FMKCPU\+\_\+\+NVIC\+\_\+\+OPE\+\_\+\+NB&\\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\Hypertarget{_f_m_k___c_p_u_8h_a4f9d7cdfeb63d6ec451bef5f7a33cd57}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_AddTimerChnlCallback@{FMKCPU\_AddTimerChnlCallback}}
\index{FMKCPU\_AddTimerChnlCallback@{FMKCPU\_AddTimerChnlCallback}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_AddTimerChnlCallback()}{FMKCPU\_AddTimerChnlCallback()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a4f9d7cdfeb63d6ec451bef5f7a33cd57} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Add\+Timer\+Chnl\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}} \texorpdfstring{$\ast$}{*}}]{f\+\_\+\+ITChannel\+\_\+cb}{}\end{DoxyParamCaption})}



Add a callback function to a timer channel.~\newline
. 

\begin{DoxyNote}{Note}
For the configuration where the callback is optionnal (PWM, OP,etc) This function allow to add a callback. On PWM -\/\texorpdfstring{$>$}{>} callback will be call whenever the PWM pulse generation (not implemented yet) is done On One\+Pulse -\/\texorpdfstring{$>$}{>} Not implemented
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+pwm\+Freq\+\_\+u32} & \+: the frequency timer.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_ada5ebc941ad521d4338966e80e698f15}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Cyclic@{FMKCPU\_Cyclic}}
\index{FMKCPU\_Cyclic@{FMKCPU\_Cyclic}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Cyclic()}{FMKCPU\_Cyclic()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_ada5ebc941ad521d4338966e80e698f15} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Cyclic (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Perform all Cyclic action for this module.~\newline
. 

\begin{DoxyNote}{Note}
In pre\+Ope mode this module makes the configuration of the system clock and watchdogs configuration.~\newline
 In ope mode, this module makesdiag on timer channel currently used, and called the appropriate callback if an error occured + call APPDEM to reference error.~\newline

\end{DoxyNote}
\Hypertarget{_f_m_k___c_p_u_8h_acfff1d9657cf87a7d03b8888ba3651e5}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Get\_ChannelErrorStatus@{FMKCPU\_Get\_ChannelErrorStatus}}
\index{FMKCPU\_Get\_ChannelErrorStatus@{FMKCPU\_Get\_ChannelErrorStatus}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Get\_ChannelErrorStatus()}{FMKCPU\_Get\_ChannelErrorStatus()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_acfff1d9657cf87a7d03b8888ba3651e5} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Get\+\_\+\+Channel\+Error\+Status (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_adc3eac9262e855d24c96004c38649595}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Error\+State}} \texorpdfstring{$\ast$}{*}}]{f\+\_\+chnl\+Err\+Info\+\_\+pe}{}\end{DoxyParamCaption})}



Function to get the error code for a timer\+\_\+channel. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the timer, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+chnl\+Err\+Info\+\_\+pe} & \+: storage for channel error.~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a07c50b18043a705e83c24862045206b6}{RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a3034498766ccde11c32215ce5d4c4b94}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Get\_PWMChannelDuty@{FMKCPU\_Get\_PWMChannelDuty}}
\index{FMKCPU\_Get\_PWMChannelDuty@{FMKCPU\_Get\_PWMChannelDuty}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Get\_PWMChannelDuty()}{FMKCPU\_Get\_PWMChannelDuty()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a3034498766ccde11c32215ce5d4c4b94} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Get\+\_\+\+PWMChannel\+Duty (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}} \texorpdfstring{$\ast$}{*}}]{f\+\_\+duty\+Cycle\+\_\+u16}{}\end{DoxyParamCaption})}



Get the Duty\+Cycle from a timer channel. 

\begin{DoxyNote}{Note}
Get the value from CCRx register and convert it in dutycycle
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+duty\+Cycle\+\_\+u16} & \+: the dutycyle, value from \mbox{[}0, 1000\mbox{]}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a07c50b18043a705e83c24862045206b6}{RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a35dfc2905249b743ca050424b612e63c}{RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} \\
\hline
{\em RC\+\_\+\+WARNING\+\_\+\+NO\+\_\+\+OPERATION} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969aa5710a83f0780f20a2e9fc5f53f47bc2}{RC\+\_\+\+WARNING\+\_\+\+NO\+\_\+\+OPERATION} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a5ac126f23421d8778a799c099feb691f}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Get\_RegisterCRRx@{FMKCPU\_Get\_RegisterCRRx}}
\index{FMKCPU\_Get\_RegisterCRRx@{FMKCPU\_Get\_RegisterCRRx}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Get\_RegisterCRRx()}{FMKCPU\_Get\_RegisterCRRx()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a5ac126f23421d8778a799c099feb691f} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Get\+\_\+\+Register\+CRRx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} \texorpdfstring{$\ast$}{*}}]{f\+\_\+\+CCRx\+Value\+\_\+pu32}{}\end{DoxyParamCaption})}



Function to get CCRx register value. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the timer, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+\+CCRx\+Value\+\_\+pu32} & \+: storage for CCRx Value.~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a07c50b18043a705e83c24862045206b6}{RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_aad5afa0db90627a3c1b6a20c32a5c896}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Get\_Tick@{FMKCPU\_Get\_Tick}}
\index{FMKCPU\_Get\_Tick@{FMKCPU\_Get\_Tick}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Get\_Tick()}{FMKCPU\_Get\_Tick()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_aad5afa0db90627a3c1b6a20c32a5c896} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Get\+\_\+\+Tick (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}} \texorpdfstring{$\ast$}{*}}]{f\+\_\+tickms\+\_\+pu32}{}\end{DoxyParamCaption})}



Get a tick from clock freqency.~\newline
. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+tickms\+\_\+pu32} & \+: store the tick value in millisecond.~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_ab0e031ae820fd8661f0a1be174462853}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_GetState@{FMKCPU\_GetState}}
\index{FMKCPU\_GetState@{FMKCPU\_GetState}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_GetState()}{FMKCPU\_GetState()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_ab0e031ae820fd8661f0a1be174462853} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}} \texorpdfstring{$\ast$}{*}}]{f\+\_\+\+State\+\_\+pe}{}\end{DoxyParamCaption})}



Function to know the module state.~\newline
. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+\+State\+\_\+pe} & \+: store the value, value from \doxylink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} & RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NUL \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a3f8a0b3f948f251f4a49615b99214567}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Init@{FMKCPU\_Init}}
\index{FMKCPU\_Init@{FMKCPU\_Init}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Init()}{FMKCPU\_Init()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a3f8a0b3f948f251f4a49615b99214567} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Perform all Init action for this module.~\newline
. 

\begin{DoxyNote}{Note}
Set to default value all globals structure that store information for each signals.~\newline

\end{DoxyNote}
\Hypertarget{_f_m_k___c_p_u_8h_a2e6c15b2b4e3465e9319dc2b72f1564e}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_ResetWwdg@{FMKCPU\_ResetWwdg}}
\index{FMKCPU\_ResetWwdg@{FMKCPU\_ResetWwdg}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_ResetWwdg()}{FMKCPU\_ResetWwdg()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a2e6c15b2b4e3465e9319dc2b72f1564e} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Reset\+Wwdg (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Reset the watchdogs counter.~\newline
. 


\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_adb8dfb21f4aac3d65a45ac8eed341c7a}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_ChannelState@{FMKCPU\_Set\_ChannelState}}
\index{FMKCPU\_Set\_ChannelState@{FMKCPU\_Set\_ChannelState}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_ChannelState()}{FMKCPU\_Set\_ChannelState()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_adb8dfb21f4aac3d65a45ac8eed341c7a} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+Channel\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+State}}}]{f\+\_\+channel\+State\+\_\+e}{}\end{DoxyParamCaption})}



Set a timer-\/channel state ON/\+OFF.~\newline
. 

\begin{DoxyNote}{Note}
Using HAL\+\_\+\+TIM function
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the timer, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+State\+\_\+e} & \+: enum value for the state operation, value from \doxylink{_f_m_k___c_p_u_8h_a363704238712a93d6366df129285ef28}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+State}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a3781183498c848aa58c960c873f70094}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_Delay@{FMKCPU\_Set\_Delay}}
\index{FMKCPU\_Set\_Delay@{FMKCPU\_Set\_Delay}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_Delay()}{FMKCPU\_Set\_Delay()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a3781183498c848aa58c960c873f70094} 
void FMKCPU\+\_\+\+Set\+\_\+\+Delay (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}}}]{f\+\_\+delayms\+\_\+u32}{}\end{DoxyParamCaption})}



Set a Delay.~\newline
. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+delayms\+\_\+u32} & \+: period delay in millisecond.~\newline
\\
\hline
\end{DoxyParams}
\Hypertarget{_f_m_k___c_p_u_8h_abdcfd49a46e1ec2a7e5d958946e82dea}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_EvntChannelCfg@{FMKCPU\_Set\_EvntChannelCfg}}
\index{FMKCPU\_Set\_EvntChannelCfg@{FMKCPU\_Set\_EvntChannelCfg}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_EvntChannelCfg()}{FMKCPU\_Set\_EvntChannelCfg()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_abdcfd49a46e1ec2a7e5d958946e82dea} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+Evnt\+Channel\+Cfg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a3e2f7da9e5fe4b2768ed682326f65c23}{t\+\_\+e\+FMKCPU\+\_\+\+Event\+Channel}}}]{f\+\_\+evnt\+Channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}}}]{f\+\_\+periodms\+\_\+u32}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+\+ITChannel\+\_\+cb}{}\end{DoxyParamCaption})}



Configure a a timer channel on event configuration.~\newline
. 

\begin{DoxyNote}{Note}
This function initialize the timer in event configuration if the timer is not configured yet.~\newline
 Once the timer configure is done, update the channel state using function "{}\+FMKCPU\+\_\+\+Set\+\_\+\+Channel\+State"{} and every f\+\_\+periodms\+\_\+u32 callback function is called.~\newline
 IMPORTANT, in event configuration, this the timer and not the channel who manage the interruption, which means it is better to choose timer whith only one channel to event\+Timer configuration in FMKCPU\+\_\+\+Config\+Private
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+evnt\+Channel\+\_\+e} & \+: enum value for event channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a3e2f7da9e5fe4b2768ed682326f65c23}{t\+\_\+e\+FMKCPU\+\_\+\+Event\+Channel} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+periodms\+\_\+u32} & \+: period before calling function, in millisecond \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+\+ITChannel\+\_\+cb} & \+: callback function to call\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a07c50b18043a705e83c24862045206b6}{RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a35dfc2905249b743ca050424b612e63c}{RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+ALLOWED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a048964578ca06fb58969e06809176dc2}{RC\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+ALLOWED} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_ab1f77ff513accfba4a6f550730d717c5}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_HwClock@{FMKCPU\_Set\_HwClock}}
\index{FMKCPU\_Set\_HwClock@{FMKCPU\_Set\_HwClock}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_HwClock()}{FMKCPU\_Set\_HwClock()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_ab1f77ff513accfba4a6f550730d717c5} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+Hw\+Clock (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a1667f208dff1f64a5c256a8851c480dc}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port}}}]{f\+\_\+clk\+Port\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_a7006a8100165413151d17dbe4b3a2def}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port\+Ope}}}]{f\+\_\+\+Ope\+State\+\_\+e}{}\end{DoxyParamCaption})}



Set the RCC clock state.~\newline
. 

\begin{DoxyNote}{Note}
In order to write down bit in everry register (ADC,GPIO,TIM,etc), the RCC clock has to be enable first. This function enable or disable the RCC clock reference to f\+\_\+clk\+Port\+\_\+e.~\newline

\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+clk\+Port\+\_\+e} & \+: enum value for RCC clock, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a1667f208dff1f64a5c256a8851c480dc}{t\+\_\+e\+FMKCPU\+\_\+\+Clock\+Port} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+\+Ope\+State\+\_\+e} & \+: enum value for priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_aaaf20d3204ade01b365203d1602ad08e}{t\+\_\+e\+FMKCPU\+\_\+\+NVICPriority}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+NOT\+\_\+\+SUPPORTED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a5e31e38d764592ef1c58261b0f50fde2}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+NOT\+\_\+\+SUPPORTED} \\
\hline
{\em RC\+\_\+\+WARNING\+\_\+\+NO\+\_\+\+OPERATION} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969aa5710a83f0780f20a2e9fc5f53f47bc2}{RC\+\_\+\+WARNING\+\_\+\+NO\+\_\+\+OPERATION} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_af79aeafd4fb0d3f89c254fea3353e263}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_ICChannelCfg@{FMKCPU\_Set\_ICChannelCfg}}
\index{FMKCPU\_Set\_ICChannelCfg@{FMKCPU\_Set\_ICChannelCfg}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_ICChannelCfg()}{FMKCPU\_Set\_ICChannelCfg()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_af79aeafd4fb0d3f89c254fea3353e263} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+ICChannel\+Cfg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Meas\+Trigger}}}]{f\+\_\+\+Meas\+Trigger\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_a4a94c8c75b1bbb845f0033cddfa017d4}{t\+\_\+cb\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+\+ITChannel\+\_\+cb}{}\end{DoxyParamCaption})}



Configure a timer channel in Input Compare configuration.~\newline
. 

\begin{DoxyNote}{Note}
The IC Timer configuration is used to measure a signal frequency.~\newline
 This function initialize the timer in Input Compare confgiuration if the timer is not configured yet.~\newline
 IMPORTANT, the IC config is based on a timer configuration which share multiple channels, ina sense that, frequency is shared by all PWM channels.~\newline
 In result, the modification of the timer configuration reverbate for all channels.~\newline
 ~\newline
 Once the timer is init correctly, this function set f\+\_\+channel\+\_\+e configuration based on the interrupt mode gives by f\+\_\+\+Meas\+Trigger\+\_\+e.~\newline
 Finally, if the CPU detect the event, it will call the function f\+\_\+\+ITChannel\+\_\+cb.~\newline
 
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+\+Meas\+Trigger\+\_\+e} & \+: trigger for interruption, value from \doxylink{_f_m_k___c_p_u_8h_aba9aa13b09efd7f1d8aa2805ff38b301}{t\+\_\+e\+FMKCPU\+\_\+\+Chnl\+Meas\+Trigger} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+\+ITChannel\+\_\+cb} & \+: call back function to call\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a07c50b18043a705e83c24862045206b6}{RC\+\_\+\+ERROR\+\_\+\+PTR\+\_\+\+NULL} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a35dfc2905249b743ca050424b612e63c}{RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+ALLOWED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a048964578ca06fb58969e06809176dc2}{RC\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+ALLOWED} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_ac40b45930ed1477a125eb47492be18b4}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_NVICState@{FMKCPU\_Set\_NVICState}}
\index{FMKCPU\_Set\_NVICState@{FMKCPU\_Set\_NVICState}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_NVICState()}{FMKCPU\_Set\_NVICState()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_ac40b45930ed1477a125eb47492be18b4} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+NVICState (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a2196bfb127e600673166e06e677a3f23}{t\+\_\+e\+FMKCPU\+\_\+\+IRQNType}}}]{f\+\_\+\+IRQN\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_aaaf20d3204ade01b365203d1602ad08e}{t\+\_\+e\+FMKCPU\+\_\+\+NVICPriority}}}]{f\+\_\+priority\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef}{t\+\_\+e\+FMKCPU\+\_\+\+NVIC\+\_\+\+Ope}}}]{f\+\_\+\+Ope\+State\+\_\+e}{}\end{DoxyParamCaption})}



Set the priority for a NVIC and the state ON/\+OFF~\newline
. 

\begin{DoxyNote}{Note}
This function is called to set the interruption priority for f\+\_\+\+IRQN\+\_\+e interruption.~\newline
 If an interruption (2) occur while another Interruption (1) is running, depending on the value of f\+\_\+priority\+\_\+e (2)n that will interrupt or not the interruption (1).~\newline
 This function also disable the IRQN interruption if needed.~\newline
 
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+\+IRQN\+\_\+e} & \+: enum value for IRQN type, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a2196bfb127e600673166e06e677a3f23}{t\+\_\+e\+FMKCPU\+\_\+\+IRQNType} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+priority\+\_\+e} & \+: enum value for priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_aaaf20d3204ade01b365203d1602ad08e}{t\+\_\+e\+FMKCPU\+\_\+\+NVICPriority} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+\+Ope\+State\+\_\+e} & \+: enum value for pose state,value from \doxylink{_f_m_k___c_p_u_8h_ad864f2490ecd7dc3b94314bf65f1d9ef}{t\+\_\+e\+FMKCPU\+\_\+\+NVIC\+\_\+\+Ope}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+NOT\+\_\+\+SUPPORTED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a5e31e38d764592ef1c58261b0f50fde2}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+NOT\+\_\+\+SUPPORTED} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a41754534bb3a39ff40aee1681e6bb176}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_PWMChannelCfg@{FMKCPU\_Set\_PWMChannelCfg}}
\index{FMKCPU\_Set\_PWMChannelCfg@{FMKCPU\_Set\_PWMChannelCfg}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_PWMChannelCfg()}{FMKCPU\_Set\_PWMChannelCfg()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a41754534bb3a39ff40aee1681e6bb176} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+PWMChannel\+Cfg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_type_common_8h_a5543ed798da376a99db035f6ae6aaa1f}{t\+\_\+uint32}}}]{f\+\_\+pwm\+Freq\+\_\+u32}{}\end{DoxyParamCaption})}



Configure a timer channel in PWM configuration.~\newline
. 

\begin{DoxyNote}{Note}
First, this configuration set the bsp timer cfg in PWM mode.~\newline
 Once it\textquotesingle{}s done, this function configure the bsp channel in PWM mode too.~\newline
 IMPORTANT, the PWM generation is based on a timer configuration which share multiple channels, ina sense that, frequency is shared by all PWM channels.~\newline
 In result, the modification of the timer configuration reverbate for all channels.~\newline
 ~\newline

\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+pwm\+Freq\+\_\+u32} & \+: the frequency timer.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+RESULT} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969af8a1af8b0532c8faae8d4cc5be304659}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+RESULT} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a28fc139596ec5b24369d085c66ae8b69}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_PWMChannelDuty@{FMKCPU\_Set\_PWMChannelDuty}}
\index{FMKCPU\_Set\_PWMChannelDuty@{FMKCPU\_Set\_PWMChannelDuty}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_PWMChannelDuty()}{FMKCPU\_Set\_PWMChannelDuty()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a28fc139596ec5b24369d085c66ae8b69} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+PWMChannel\+Duty (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer}}}]{f\+\_\+timer\+\_\+e}{, }\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl}}}]{f\+\_\+channel\+\_\+e}{, }\item[{\mbox{\hyperlink{_type_common_8h_a2f8b43fd51d852dadf2f4e8fb70b6a50}{t\+\_\+uint16}}}]{f\+\_\+duty\+Cycle\+\_\+u16}{}\end{DoxyParamCaption})}



Set the Duty\+Cycle to a timer channel. 

\begin{DoxyNote}{Note}
Modify the CCRx register to change the duty\+Cycle.~\newline
 If the timer channel is disable, and the value is diferrent from 0, this function will enable the channel and set dutycycle give by f\+\_\+duty\+Cycle\+\_\+u16.~\newline
 If the value equals 0 this function will stop the PWM pulse (channel).~\newline

\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+timer\+\_\+e} & \+: enum value for the priority, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a17696e6a68cdf4f872408b479c0e1bd7}{t\+\_\+e\+FMKCPU\+\_\+\+Timer} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+channel\+\_\+e} & \+: enum value for the channel, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a62c77c6bd32b5ea82296617e8f03a25b}{t\+\_\+e\+FMKCPU\+\_\+\+Interrupt\+Chnl} \\
\hline
\mbox{\texttt{ in}}  & {\em f\+\_\+duty\+Cycle\+\_\+u16} & \+: the dutycyle, value from \mbox{[}0, 1000\mbox{]}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a35dfc2905249b743ca050424b612e63c}{RC\+\_\+\+ERROR\+\_\+\+ALREADY\+\_\+\+CONFIGURED} \\
\hline
{\em RC\+\_\+\+WARNING\+\_\+\+NO\+\_\+\+OPERATION} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969aa5710a83f0780f20a2e9fc5f53f47bc2}{RC\+\_\+\+WARNING\+\_\+\+NO\+\_\+\+OPERATION} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_abe28cb7add1078e41b94092380e173be}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_SysClockCfg@{FMKCPU\_Set\_SysClockCfg}}
\index{FMKCPU\_Set\_SysClockCfg@{FMKCPU\_Set\_SysClockCfg}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_SysClockCfg()}{FMKCPU\_Set\_SysClockCfg()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_abe28cb7add1078e41b94092380e173be} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+Sys\+Clock\+Cfg (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Set the system clock configuration.~\newline
. 

\begin{DoxyNote}{Note}
This function has to be first one to be call in the Software.~\newline
 Configure the Clocks used and the frequency for each clock.~\newline
 
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+\+State\+\_\+pe} & \+: store the value, value from \doxylink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_a60e3806dec6978b25e9d6a239be247eb}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_Set\_WwdgCfg@{FMKCPU\_Set\_WwdgCfg}}
\index{FMKCPU\_Set\_WwdgCfg@{FMKCPU\_Set\_WwdgCfg}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_Set\_WwdgCfg()}{FMKCPU\_Set\_WwdgCfg()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_a60e3806dec6978b25e9d6a239be247eb} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+\_\+\+Wwdg\+Cfg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_f_m_k_c_p_u___config_public_8h_a25152b931793a54096307a6aea7af3b7}{t\+\_\+e\+FMKCPu\+\_\+\+Wwdg\+Reset\+Period}}}]{f\+\_\+period\+\_\+e}{}\end{DoxyParamCaption})}



Set the watchdog configuration.~\newline
. 

\begin{DoxyNote}{Note}
Set the watchdogs configuration and active it imeddiately.~\newline
 ~\newline

\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+period\+\_\+e} & \+: enum value for period before reset, value from \doxylink{_f_m_k_c_p_u___config_public_8h_a25152b931793a54096307a6aea7af3b7}{t\+\_\+e\+FMKCPu\+\_\+\+Wwdg\+Reset\+Period}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a9644a03a8b2adec983642b87d652d0ba}{RC\+\_\+\+ERROR\+\_\+\+PARAM\+\_\+\+INVALID} \\
\hline
{\em RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969a6e288ccffa3577ad6162eaf01d9d29c8}{RC\+\_\+\+ERROR\+\_\+\+WRONG\+\_\+\+STATE} \\
\hline
\end{DoxyRetVals}
\Hypertarget{_f_m_k___c_p_u_8h_acaca75f0d8867a5b3e0a2bde245e79a9}\index{FMK\_CPU.h@{FMK\_CPU.h}!FMKCPU\_SetState@{FMKCPU\_SetState}}
\index{FMKCPU\_SetState@{FMKCPU\_SetState}!FMK\_CPU.h@{FMK\_CPU.h}}
\doxysubsubsection{\texorpdfstring{FMKCPU\_SetState()}{FMKCPU\_SetState()}}
{\footnotesize\ttfamily \label{_f_m_k___c_p_u_8h_acaca75f0d8867a5b3e0a2bde245e79a9} 
\mbox{\hyperlink{_type_common_8h_af3fc622932488c58b80868c563cdd969}{t\+\_\+e\+Return\+State}} FMKCPU\+\_\+\+Set\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}}}]{f\+\_\+\+State\+\_\+e}{}\end{DoxyParamCaption})}



Function to update the module state.~\newline
. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em f\+\_\+\+State\+\_\+e} & \+: the new value, value from \doxylink{_type_common_8h_a3880607bf76af2806d46607baf78e6e5}{t\+\_\+e\+Cyclic\+Func\+State}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em RC\+\_\+\+OK} & \doxylink{_type_common_8h_af3fc622932488c58b80868c563cdd969ab834a5bb2ce6d97c2831fe3d71103c14}{RC\+\_\+\+OK} \\
\hline
\end{DoxyRetVals}
