// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer12_out_dout;
input  [2:0] layer12_out_num_data_valid;
input  [2:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [255:0] layer13_out_din;
input  [1:0] layer13_out_num_data_valid;
input  [1:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer12_out_read;
reg layer13_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_3794;
reg   [0:0] icmp_ln55_reg_3794_pp0_iter1_reg;
reg   [0:0] and_ln55_2_reg_3816;
reg    ap_predicate_op540_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_472_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_d0;
wire   [7:0] void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
reg    layer12_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer13_out_blk_n;
reg   [0:0] icmp_ln109_reg_3790;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_488_p2;
wire   [0:0] icmp_ln55_5_fu_502_p2;
reg   [0:0] icmp_ln55_5_reg_3798;
wire   [0:0] icmp_ln55_6_fu_508_p2;
reg   [0:0] icmp_ln55_6_reg_3803;
wire   [0:0] icmp_ln76_fu_520_p2;
reg   [0:0] icmp_ln76_reg_3808;
wire   [0:0] icmp_ln80_fu_574_p2;
reg   [0:0] icmp_ln80_reg_3812;
wire   [0:0] and_ln55_2_fu_1885_p2;
wire   [7:0] select_ln65_fu_1903_p3;
reg   [7:0] select_ln65_reg_3820;
wire   [7:0] select_ln65_120_fu_1923_p3;
reg   [7:0] select_ln65_120_reg_3826;
wire   [7:0] select_ln65_122_fu_1943_p3;
reg   [7:0] select_ln65_122_reg_3832;
wire   [7:0] select_ln65_123_fu_1963_p3;
reg   [7:0] select_ln65_123_reg_3838;
wire   [7:0] select_ln65_125_fu_1983_p3;
reg   [7:0] select_ln65_125_reg_3844;
wire   [7:0] select_ln65_126_fu_2003_p3;
reg   [7:0] select_ln65_126_reg_3850;
wire   [7:0] select_ln65_128_fu_2023_p3;
reg   [7:0] select_ln65_128_reg_3856;
wire   [7:0] select_ln65_129_fu_2043_p3;
reg   [7:0] select_ln65_129_reg_3862;
wire   [7:0] select_ln65_131_fu_2063_p3;
reg   [7:0] select_ln65_131_reg_3868;
wire   [7:0] select_ln65_132_fu_2083_p3;
reg   [7:0] select_ln65_132_reg_3874;
wire   [7:0] select_ln65_134_fu_2103_p3;
reg   [7:0] select_ln65_134_reg_3880;
wire   [7:0] select_ln65_135_fu_2123_p3;
reg   [7:0] select_ln65_135_reg_3886;
wire   [7:0] select_ln65_137_fu_2143_p3;
reg   [7:0] select_ln65_137_reg_3892;
wire   [7:0] select_ln65_138_fu_2163_p3;
reg   [7:0] select_ln65_138_reg_3898;
wire   [7:0] select_ln65_140_fu_2183_p3;
reg   [7:0] select_ln65_140_reg_3904;
wire   [7:0] select_ln65_141_fu_2203_p3;
reg   [7:0] select_ln65_141_reg_3910;
wire   [7:0] select_ln65_143_fu_2223_p3;
reg   [7:0] select_ln65_143_reg_3916;
wire   [7:0] select_ln65_144_fu_2243_p3;
reg   [7:0] select_ln65_144_reg_3922;
wire   [7:0] select_ln65_146_fu_2263_p3;
reg   [7:0] select_ln65_146_reg_3928;
wire   [7:0] select_ln65_147_fu_2283_p3;
reg   [7:0] select_ln65_147_reg_3934;
wire   [7:0] select_ln65_149_fu_2303_p3;
reg   [7:0] select_ln65_149_reg_3940;
wire   [7:0] select_ln65_150_fu_2323_p3;
reg   [7:0] select_ln65_150_reg_3946;
wire   [7:0] select_ln65_152_fu_2343_p3;
reg   [7:0] select_ln65_152_reg_3952;
wire   [7:0] select_ln65_153_fu_2363_p3;
reg   [7:0] select_ln65_153_reg_3958;
wire   [7:0] select_ln65_155_fu_2383_p3;
reg   [7:0] select_ln65_155_reg_3964;
wire   [7:0] select_ln65_156_fu_2403_p3;
reg   [7:0] select_ln65_156_reg_3970;
wire   [7:0] select_ln65_158_fu_2423_p3;
reg   [7:0] select_ln65_158_reg_3976;
wire   [7:0] select_ln65_159_fu_2443_p3;
reg   [7:0] select_ln65_159_reg_3982;
wire   [7:0] select_ln65_161_fu_2463_p3;
reg   [7:0] select_ln65_161_reg_3988;
wire   [7:0] select_ln65_162_fu_2483_p3;
reg   [7:0] select_ln65_162_reg_3994;
wire   [7:0] select_ln65_164_fu_2503_p3;
reg   [7:0] select_ln65_164_reg_4000;
wire   [7:0] select_ln65_165_fu_2523_p3;
reg   [7:0] select_ln65_165_reg_4006;
wire   [7:0] select_ln65_167_fu_2543_p3;
reg   [7:0] select_ln65_167_reg_4012;
wire   [7:0] select_ln65_168_fu_2563_p3;
reg   [7:0] select_ln65_168_reg_4018;
wire   [7:0] select_ln65_170_fu_2583_p3;
reg   [7:0] select_ln65_170_reg_4024;
wire   [7:0] select_ln65_171_fu_2603_p3;
reg   [7:0] select_ln65_171_reg_4030;
wire   [7:0] select_ln65_173_fu_2623_p3;
reg   [7:0] select_ln65_173_reg_4036;
wire   [7:0] select_ln65_174_fu_2643_p3;
reg   [7:0] select_ln65_174_reg_4042;
wire   [7:0] select_ln65_176_fu_2663_p3;
reg   [7:0] select_ln65_176_reg_4048;
wire   [7:0] select_ln65_177_fu_2683_p3;
reg   [7:0] select_ln65_177_reg_4054;
wire   [7:0] select_ln65_179_fu_2703_p3;
reg   [7:0] select_ln65_179_reg_4060;
wire   [7:0] select_ln65_180_fu_2723_p3;
reg   [7:0] select_ln65_180_reg_4066;
wire   [7:0] select_ln65_182_fu_2743_p3;
reg   [7:0] select_ln65_182_reg_4072;
wire   [7:0] select_ln65_183_fu_2763_p3;
reg   [7:0] select_ln65_183_reg_4078;
wire   [7:0] select_ln65_185_fu_2783_p3;
reg   [7:0] select_ln65_185_reg_4084;
wire   [7:0] select_ln65_186_fu_2803_p3;
reg   [7:0] select_ln65_186_reg_4090;
wire   [7:0] select_ln65_188_fu_2823_p3;
reg   [7:0] select_ln65_188_reg_4096;
wire   [7:0] select_ln65_189_fu_2843_p3;
reg   [7:0] select_ln65_189_reg_4102;
wire   [7:0] select_ln65_191_fu_2863_p3;
reg   [7:0] select_ln65_191_reg_4108;
wire   [7:0] select_ln65_192_fu_2883_p3;
reg   [7:0] select_ln65_192_reg_4114;
wire   [7:0] select_ln65_194_fu_2903_p3;
reg   [7:0] select_ln65_194_reg_4120;
wire   [7:0] select_ln65_195_fu_2923_p3;
reg   [7:0] select_ln65_195_reg_4126;
wire   [7:0] select_ln65_197_fu_2943_p3;
reg   [7:0] select_ln65_197_reg_4132;
wire   [7:0] select_ln65_198_fu_2963_p3;
reg   [7:0] select_ln65_198_reg_4138;
wire   [7:0] select_ln65_200_fu_2983_p3;
reg   [7:0] select_ln65_200_reg_4144;
wire   [7:0] select_ln65_201_fu_3003_p3;
reg   [7:0] select_ln65_201_reg_4150;
wire   [7:0] select_ln65_203_fu_3023_p3;
reg   [7:0] select_ln65_203_reg_4156;
wire   [7:0] select_ln65_204_fu_3043_p3;
reg   [7:0] select_ln65_204_reg_4162;
wire   [7:0] select_ln65_206_fu_3063_p3;
reg   [7:0] select_ln65_206_reg_4168;
wire   [7:0] select_ln65_207_fu_3083_p3;
reg   [7:0] select_ln65_207_reg_4174;
wire   [7:0] select_ln65_209_fu_3103_p3;
reg   [7:0] select_ln65_209_reg_4180;
wire   [7:0] select_ln65_210_fu_3123_p3;
reg   [7:0] select_ln65_210_reg_4186;
wire   [7:0] select_ln65_212_fu_3143_p3;
reg   [7:0] select_ln65_212_reg_4192;
wire   [7:0] select_ln65_213_fu_3163_p3;
reg   [7:0] select_ln65_213_reg_4198;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_457_p4;
wire   [31:0] add_ln86_fu_3189_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_453;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_453;
wire   [31:0] add_ln80_fu_568_p2;
wire   [31:0] add_ln76_fu_514_p2;
wire   [31:0] add_ln91_fu_540_p2;
wire   [7:0] pool_window_V_139_fu_597_p1;
wire   [7:0] pool_window_V_101_fu_621_p4;
wire   [7:0] pool_window_V_102_fu_631_p4;
wire   [7:0] pool_window_V_103_fu_641_p4;
wire   [7:0] pool_window_V_104_fu_651_p4;
wire   [7:0] pool_window_V_105_fu_661_p4;
wire   [7:0] pool_window_V_106_fu_671_p4;
wire   [7:0] pool_window_V_107_fu_681_p4;
wire   [7:0] pool_window_V_108_fu_691_p4;
wire   [7:0] pool_window_V_109_fu_701_p4;
wire   [7:0] pool_window_V_110_fu_711_p4;
wire   [7:0] pool_window_V_111_fu_721_p4;
wire   [7:0] pool_window_V_112_fu_731_p4;
wire   [7:0] pool_window_V_113_fu_741_p4;
wire   [7:0] pool_window_V_114_fu_751_p4;
wire   [7:0] pool_window_V_115_fu_761_p4;
wire   [7:0] pool_window_V_116_fu_771_p4;
wire   [7:0] pool_window_V_117_fu_781_p4;
wire   [7:0] pool_window_V_118_fu_791_p4;
wire   [7:0] pool_window_V_119_fu_801_p4;
wire   [7:0] pool_window_V_120_fu_811_p4;
wire   [7:0] pool_window_V_121_fu_821_p4;
wire   [7:0] pool_window_V_122_fu_831_p4;
wire   [7:0] pool_window_V_123_fu_841_p4;
wire   [7:0] pool_window_V_124_fu_851_p4;
wire   [7:0] pool_window_V_125_fu_861_p4;
wire   [7:0] pool_window_V_126_fu_871_p4;
wire   [7:0] pool_window_V_127_fu_881_p4;
wire   [7:0] pool_window_V_130_fu_891_p4;
wire   [7:0] pool_window_V_131_fu_901_p4;
wire   [7:0] pool_window_V_224_fu_601_p4;
wire   [7:0] pool_window_V_100_fu_611_p4;
reg   [2:0] indvar_flatten_fu_436;
wire   [2:0] add_ln109_fu_478_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_532_p3;
wire   [0:0] and_ln55_fu_1881_p2;
wire   [0:0] icmp_ln55_4_fu_1875_p2;
wire   [0:0] icmp_ln1651_fu_1891_p2;
wire   [0:0] xor_ln1651_fu_1897_p2;
wire   [0:0] icmp_ln1651_120_fu_1911_p2;
wire   [0:0] xor_ln1651_120_fu_1917_p2;
wire   [0:0] icmp_ln1651_122_fu_1931_p2;
wire   [0:0] xor_ln1651_122_fu_1937_p2;
wire   [0:0] icmp_ln1651_123_fu_1951_p2;
wire   [0:0] xor_ln1651_123_fu_1957_p2;
wire   [0:0] icmp_ln1651_125_fu_1971_p2;
wire   [0:0] xor_ln1651_125_fu_1977_p2;
wire   [0:0] icmp_ln1651_126_fu_1991_p2;
wire   [0:0] xor_ln1651_126_fu_1997_p2;
wire   [0:0] icmp_ln1651_128_fu_2011_p2;
wire   [0:0] xor_ln1651_128_fu_2017_p2;
wire   [0:0] icmp_ln1651_129_fu_2031_p2;
wire   [0:0] xor_ln1651_129_fu_2037_p2;
wire   [0:0] icmp_ln1651_131_fu_2051_p2;
wire   [0:0] xor_ln1651_131_fu_2057_p2;
wire   [0:0] icmp_ln1651_132_fu_2071_p2;
wire   [0:0] xor_ln1651_132_fu_2077_p2;
wire   [0:0] icmp_ln1651_134_fu_2091_p2;
wire   [0:0] xor_ln1651_134_fu_2097_p2;
wire   [0:0] icmp_ln1651_135_fu_2111_p2;
wire   [0:0] xor_ln1651_135_fu_2117_p2;
wire   [0:0] icmp_ln1651_137_fu_2131_p2;
wire   [0:0] xor_ln1651_137_fu_2137_p2;
wire   [0:0] icmp_ln1651_138_fu_2151_p2;
wire   [0:0] xor_ln1651_138_fu_2157_p2;
wire   [0:0] icmp_ln1651_140_fu_2171_p2;
wire   [0:0] xor_ln1651_140_fu_2177_p2;
wire   [0:0] icmp_ln1651_141_fu_2191_p2;
wire   [0:0] xor_ln1651_141_fu_2197_p2;
wire   [0:0] icmp_ln1651_143_fu_2211_p2;
wire   [0:0] xor_ln1651_143_fu_2217_p2;
wire   [0:0] icmp_ln1651_144_fu_2231_p2;
wire   [0:0] xor_ln1651_144_fu_2237_p2;
wire   [0:0] icmp_ln1651_146_fu_2251_p2;
wire   [0:0] xor_ln1651_146_fu_2257_p2;
wire   [0:0] icmp_ln1651_147_fu_2271_p2;
wire   [0:0] xor_ln1651_147_fu_2277_p2;
wire   [0:0] icmp_ln1651_149_fu_2291_p2;
wire   [0:0] xor_ln1651_149_fu_2297_p2;
wire   [0:0] icmp_ln1651_150_fu_2311_p2;
wire   [0:0] xor_ln1651_150_fu_2317_p2;
wire   [0:0] icmp_ln1651_152_fu_2331_p2;
wire   [0:0] xor_ln1651_152_fu_2337_p2;
wire   [0:0] icmp_ln1651_153_fu_2351_p2;
wire   [0:0] xor_ln1651_153_fu_2357_p2;
wire   [0:0] icmp_ln1651_155_fu_2371_p2;
wire   [0:0] xor_ln1651_155_fu_2377_p2;
wire   [0:0] icmp_ln1651_156_fu_2391_p2;
wire   [0:0] xor_ln1651_156_fu_2397_p2;
wire   [0:0] icmp_ln1651_158_fu_2411_p2;
wire   [0:0] xor_ln1651_158_fu_2417_p2;
wire   [0:0] icmp_ln1651_159_fu_2431_p2;
wire   [0:0] xor_ln1651_159_fu_2437_p2;
wire   [0:0] icmp_ln1651_161_fu_2451_p2;
wire   [0:0] xor_ln1651_161_fu_2457_p2;
wire   [0:0] icmp_ln1651_162_fu_2471_p2;
wire   [0:0] xor_ln1651_162_fu_2477_p2;
wire   [0:0] icmp_ln1651_164_fu_2491_p2;
wire   [0:0] xor_ln1651_164_fu_2497_p2;
wire   [0:0] icmp_ln1651_165_fu_2511_p2;
wire   [0:0] xor_ln1651_165_fu_2517_p2;
wire   [0:0] icmp_ln1651_167_fu_2531_p2;
wire   [0:0] xor_ln1651_167_fu_2537_p2;
wire   [0:0] icmp_ln1651_168_fu_2551_p2;
wire   [0:0] xor_ln1651_168_fu_2557_p2;
wire   [0:0] icmp_ln1651_170_fu_2571_p2;
wire   [0:0] xor_ln1651_170_fu_2577_p2;
wire   [0:0] icmp_ln1651_171_fu_2591_p2;
wire   [0:0] xor_ln1651_171_fu_2597_p2;
wire   [0:0] icmp_ln1651_173_fu_2611_p2;
wire   [0:0] xor_ln1651_173_fu_2617_p2;
wire   [0:0] icmp_ln1651_174_fu_2631_p2;
wire   [0:0] xor_ln1651_174_fu_2637_p2;
wire   [0:0] icmp_ln1651_176_fu_2651_p2;
wire   [0:0] xor_ln1651_176_fu_2657_p2;
wire   [0:0] icmp_ln1651_177_fu_2671_p2;
wire   [0:0] xor_ln1651_177_fu_2677_p2;
wire   [0:0] icmp_ln1651_179_fu_2691_p2;
wire   [0:0] xor_ln1651_179_fu_2697_p2;
wire   [0:0] icmp_ln1651_180_fu_2711_p2;
wire   [0:0] xor_ln1651_180_fu_2717_p2;
wire   [0:0] icmp_ln1651_182_fu_2731_p2;
wire   [0:0] xor_ln1651_182_fu_2737_p2;
wire   [0:0] icmp_ln1651_183_fu_2751_p2;
wire   [0:0] xor_ln1651_183_fu_2757_p2;
wire   [0:0] icmp_ln1651_185_fu_2771_p2;
wire   [0:0] xor_ln1651_185_fu_2777_p2;
wire   [0:0] icmp_ln1651_186_fu_2791_p2;
wire   [0:0] xor_ln1651_186_fu_2797_p2;
wire   [0:0] icmp_ln1651_188_fu_2811_p2;
wire   [0:0] xor_ln1651_188_fu_2817_p2;
wire   [0:0] icmp_ln1651_189_fu_2831_p2;
wire   [0:0] xor_ln1651_189_fu_2837_p2;
wire   [0:0] icmp_ln1651_191_fu_2851_p2;
wire   [0:0] xor_ln1651_191_fu_2857_p2;
wire   [0:0] icmp_ln1651_192_fu_2871_p2;
wire   [0:0] xor_ln1651_192_fu_2877_p2;
wire   [0:0] icmp_ln1651_194_fu_2891_p2;
wire   [0:0] xor_ln1651_194_fu_2897_p2;
wire   [0:0] icmp_ln1651_195_fu_2911_p2;
wire   [0:0] xor_ln1651_195_fu_2917_p2;
wire   [0:0] icmp_ln1651_197_fu_2931_p2;
wire   [0:0] xor_ln1651_197_fu_2937_p2;
wire   [0:0] icmp_ln1651_198_fu_2951_p2;
wire   [0:0] xor_ln1651_198_fu_2957_p2;
wire   [0:0] icmp_ln1651_200_fu_2971_p2;
wire   [0:0] xor_ln1651_200_fu_2977_p2;
wire   [0:0] icmp_ln1651_201_fu_2991_p2;
wire   [0:0] xor_ln1651_201_fu_2997_p2;
wire   [0:0] icmp_ln1651_203_fu_3011_p2;
wire   [0:0] xor_ln1651_203_fu_3017_p2;
wire   [0:0] icmp_ln1651_204_fu_3031_p2;
wire   [0:0] xor_ln1651_204_fu_3037_p2;
wire   [0:0] icmp_ln1651_206_fu_3051_p2;
wire   [0:0] xor_ln1651_206_fu_3057_p2;
wire   [0:0] icmp_ln1651_207_fu_3071_p2;
wire   [0:0] xor_ln1651_207_fu_3077_p2;
wire   [0:0] icmp_ln1651_209_fu_3091_p2;
wire   [0:0] xor_ln1651_209_fu_3097_p2;
wire   [0:0] icmp_ln1651_210_fu_3111_p2;
wire   [0:0] xor_ln1651_210_fu_3117_p2;
wire   [0:0] icmp_ln1651_212_fu_3131_p2;
wire   [0:0] xor_ln1651_212_fu_3137_p2;
wire   [0:0] icmp_ln1651_213_fu_3151_p2;
wire   [0:0] xor_ln1651_213_fu_3157_p2;
wire   [0:0] icmp_ln86_fu_3175_p2;
wire   [31:0] select_ln86_fu_3181_p3;
wire   [0:0] icmp_ln1651_121_fu_3202_p2;
wire   [0:0] xor_ln1651_121_fu_3206_p2;
wire   [0:0] icmp_ln1651_124_fu_3218_p2;
wire   [0:0] xor_ln1651_124_fu_3222_p2;
wire   [0:0] icmp_ln1651_127_fu_3234_p2;
wire   [0:0] xor_ln1651_127_fu_3238_p2;
wire   [0:0] icmp_ln1651_130_fu_3250_p2;
wire   [0:0] xor_ln1651_130_fu_3254_p2;
wire   [0:0] icmp_ln1651_133_fu_3266_p2;
wire   [0:0] xor_ln1651_133_fu_3270_p2;
wire   [0:0] icmp_ln1651_136_fu_3282_p2;
wire   [0:0] xor_ln1651_136_fu_3286_p2;
wire   [0:0] icmp_ln1651_139_fu_3298_p2;
wire   [0:0] xor_ln1651_139_fu_3302_p2;
wire   [0:0] icmp_ln1651_142_fu_3314_p2;
wire   [0:0] xor_ln1651_142_fu_3318_p2;
wire   [0:0] icmp_ln1651_145_fu_3330_p2;
wire   [0:0] xor_ln1651_145_fu_3334_p2;
wire   [0:0] icmp_ln1651_148_fu_3346_p2;
wire   [0:0] xor_ln1651_148_fu_3350_p2;
wire   [0:0] icmp_ln1651_151_fu_3362_p2;
wire   [0:0] xor_ln1651_151_fu_3366_p2;
wire   [0:0] icmp_ln1651_154_fu_3378_p2;
wire   [0:0] xor_ln1651_154_fu_3382_p2;
wire   [0:0] icmp_ln1651_157_fu_3394_p2;
wire   [0:0] xor_ln1651_157_fu_3398_p2;
wire   [0:0] icmp_ln1651_160_fu_3410_p2;
wire   [0:0] xor_ln1651_160_fu_3414_p2;
wire   [0:0] icmp_ln1651_163_fu_3426_p2;
wire   [0:0] xor_ln1651_163_fu_3430_p2;
wire   [0:0] icmp_ln1651_166_fu_3442_p2;
wire   [0:0] xor_ln1651_166_fu_3446_p2;
wire   [0:0] icmp_ln1651_169_fu_3458_p2;
wire   [0:0] xor_ln1651_169_fu_3462_p2;
wire   [0:0] icmp_ln1651_172_fu_3474_p2;
wire   [0:0] xor_ln1651_172_fu_3478_p2;
wire   [0:0] icmp_ln1651_175_fu_3490_p2;
wire   [0:0] xor_ln1651_175_fu_3494_p2;
wire   [0:0] icmp_ln1651_178_fu_3506_p2;
wire   [0:0] xor_ln1651_178_fu_3510_p2;
wire   [0:0] icmp_ln1651_181_fu_3522_p2;
wire   [0:0] xor_ln1651_181_fu_3526_p2;
wire   [0:0] icmp_ln1651_184_fu_3538_p2;
wire   [0:0] xor_ln1651_184_fu_3542_p2;
wire   [0:0] icmp_ln1651_187_fu_3554_p2;
wire   [0:0] xor_ln1651_187_fu_3558_p2;
wire   [0:0] icmp_ln1651_190_fu_3570_p2;
wire   [0:0] xor_ln1651_190_fu_3574_p2;
wire   [0:0] icmp_ln1651_193_fu_3586_p2;
wire   [0:0] xor_ln1651_193_fu_3590_p2;
wire   [0:0] icmp_ln1651_196_fu_3602_p2;
wire   [0:0] xor_ln1651_196_fu_3606_p2;
wire   [0:0] icmp_ln1651_199_fu_3618_p2;
wire   [0:0] xor_ln1651_199_fu_3622_p2;
wire   [0:0] icmp_ln1651_202_fu_3634_p2;
wire   [0:0] xor_ln1651_202_fu_3638_p2;
wire   [0:0] icmp_ln1651_205_fu_3650_p2;
wire   [0:0] xor_ln1651_205_fu_3654_p2;
wire   [0:0] icmp_ln1651_208_fu_3666_p2;
wire   [0:0] xor_ln1651_208_fu_3670_p2;
wire   [0:0] icmp_ln1651_211_fu_3682_p2;
wire   [0:0] xor_ln1651_211_fu_3686_p2;
wire   [0:0] icmp_ln1651_214_fu_3698_p2;
wire   [0:0] xor_ln1651_214_fu_3702_p2;
wire   [7:0] select_ln65_214_fu_3708_p3;
wire   [7:0] select_ln65_211_fu_3692_p3;
wire   [7:0] select_ln65_208_fu_3676_p3;
wire   [7:0] select_ln65_205_fu_3660_p3;
wire   [7:0] select_ln65_202_fu_3644_p3;
wire   [7:0] select_ln65_199_fu_3628_p3;
wire   [7:0] select_ln65_196_fu_3612_p3;
wire   [7:0] select_ln65_193_fu_3596_p3;
wire   [7:0] select_ln65_190_fu_3580_p3;
wire   [7:0] select_ln65_187_fu_3564_p3;
wire   [7:0] select_ln65_184_fu_3548_p3;
wire   [7:0] select_ln65_181_fu_3532_p3;
wire   [7:0] select_ln65_178_fu_3516_p3;
wire   [7:0] select_ln65_175_fu_3500_p3;
wire   [7:0] select_ln65_172_fu_3484_p3;
wire   [7:0] select_ln65_169_fu_3468_p3;
wire   [7:0] select_ln65_166_fu_3452_p3;
wire   [7:0] select_ln65_163_fu_3436_p3;
wire   [7:0] select_ln65_160_fu_3420_p3;
wire   [7:0] select_ln65_157_fu_3404_p3;
wire   [7:0] select_ln65_154_fu_3388_p3;
wire   [7:0] select_ln65_151_fu_3372_p3;
wire   [7:0] select_ln65_148_fu_3356_p3;
wire   [7:0] select_ln65_145_fu_3340_p3;
wire   [7:0] res_pack_data_14_fu_3324_p3;
wire   [7:0] res_pack_data_13_fu_3308_p3;
wire   [7:0] res_pack_data_12_fu_3292_p3;
wire   [7:0] res_pack_data_11_fu_3276_p3;
wire   [7:0] res_pack_data_10_fu_3260_p3;
wire   [7:0] res_pack_data_9_fu_3244_p3;
wire   [7:0] res_pack_data_8_fu_3228_p3;
wire   [7:0] res_pack_data_fu_3212_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_616;
reg    ap_condition_614;
reg    ap_condition_849;
reg    ap_condition_640;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248 = 8'd0;
end

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0),
    .d0(pool_window_V_139_fu_597_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd1),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_614)) begin
        if ((1'b1 == ap_condition_616)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_453 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_453 <= ap_phi_reg_pp0_iter0_storemerge_reg_453;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_614)) begin
        if ((icmp_ln109_fu_472_p2 == 1'd0)) begin
            indvar_flatten_fu_436 <= add_ln109_fu_478_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_436 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_849)) begin
        if ((icmp_ln76_fu_520_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln76_fu_520_p2 == 1'd0)) begin
            pX_1 <= add_ln76_fu_514_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_640)) begin
        if ((icmp_ln80_fu_574_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln80_fu_574_p2 == 1'd0)) begin
            pY_1 <= add_ln80_fu_568_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_849)) begin
        if ((icmp_ln76_fu_520_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln76_fu_520_p2 == 1'd0)) begin
            sX_1 <= add_ln91_fu_540_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_3794 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_2_reg_3816 <= and_ln55_2_fu_1885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_3790 <= icmp_ln109_fu_472_p2;
        icmp_ln55_reg_3794_pp0_iter1_reg <= icmp_ln55_reg_3794;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_472_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_488_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_5_reg_3798 <= icmp_ln55_5_fu_502_p2;
        icmp_ln55_6_reg_3803 <= icmp_ln55_6_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_472_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_3794 <= icmp_ln55_fu_488_p2;
        icmp_ln76_reg_3808 <= icmp_ln76_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_472_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_520_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_3812 <= icmp_ln80_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221 <= {{layer12_out_dout[39:32]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222 <= {{layer12_out_dout[47:40]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223 <= {{layer12_out_dout[55:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224 <= {{layer12_out_dout[63:56]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225 <= {{layer12_out_dout[71:64]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226 <= {{layer12_out_dout[79:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227 <= {{layer12_out_dout[87:80]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228 <= {{layer12_out_dout[95:88]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229 <= {{layer12_out_dout[103:96]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230 <= {{layer12_out_dout[111:104]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231 <= {{layer12_out_dout[119:112]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232 <= {{layer12_out_dout[127:120]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233 <= {{layer12_out_dout[135:128]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234 <= {{layer12_out_dout[143:136]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235 <= {{layer12_out_dout[151:144]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236 <= {{layer12_out_dout[159:152]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237 <= {{layer12_out_dout[167:160]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238 <= {{layer12_out_dout[175:168]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239 <= {{layer12_out_dout[183:176]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240 <= {{layer12_out_dout[191:184]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241 <= {{layer12_out_dout[199:192]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242 <= {{layer12_out_dout[207:200]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243 <= {{layer12_out_dout[215:208]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244 <= {{layer12_out_dout[223:216]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245 <= {{layer12_out_dout[231:224]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246 <= {{layer12_out_dout[239:232]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247 <= {{layer12_out_dout[247:240]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248 <= {{layer12_out_dout[255:248]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94 <= {{layer12_out_dout[31:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95 <= {{layer12_out_dout[23:16]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96 <= {{layer12_out_dout[15:8]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97 <= pool_window_V_139_fu_597_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_reg_3808 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= ap_phi_mux_storemerge_phi_fu_457_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_2_fu_1885_p2) & (icmp_ln55_reg_3794 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln65_120_reg_3826 <= select_ln65_120_fu_1923_p3;
        select_ln65_122_reg_3832 <= select_ln65_122_fu_1943_p3;
        select_ln65_123_reg_3838 <= select_ln65_123_fu_1963_p3;
        select_ln65_125_reg_3844 <= select_ln65_125_fu_1983_p3;
        select_ln65_126_reg_3850 <= select_ln65_126_fu_2003_p3;
        select_ln65_128_reg_3856 <= select_ln65_128_fu_2023_p3;
        select_ln65_129_reg_3862 <= select_ln65_129_fu_2043_p3;
        select_ln65_131_reg_3868 <= select_ln65_131_fu_2063_p3;
        select_ln65_132_reg_3874 <= select_ln65_132_fu_2083_p3;
        select_ln65_134_reg_3880 <= select_ln65_134_fu_2103_p3;
        select_ln65_135_reg_3886 <= select_ln65_135_fu_2123_p3;
        select_ln65_137_reg_3892 <= select_ln65_137_fu_2143_p3;
        select_ln65_138_reg_3898 <= select_ln65_138_fu_2163_p3;
        select_ln65_140_reg_3904 <= select_ln65_140_fu_2183_p3;
        select_ln65_141_reg_3910 <= select_ln65_141_fu_2203_p3;
        select_ln65_143_reg_3916 <= select_ln65_143_fu_2223_p3;
        select_ln65_144_reg_3922 <= select_ln65_144_fu_2243_p3;
        select_ln65_146_reg_3928 <= select_ln65_146_fu_2263_p3;
        select_ln65_147_reg_3934 <= select_ln65_147_fu_2283_p3;
        select_ln65_149_reg_3940 <= select_ln65_149_fu_2303_p3;
        select_ln65_150_reg_3946 <= select_ln65_150_fu_2323_p3;
        select_ln65_152_reg_3952 <= select_ln65_152_fu_2343_p3;
        select_ln65_153_reg_3958 <= select_ln65_153_fu_2363_p3;
        select_ln65_155_reg_3964 <= select_ln65_155_fu_2383_p3;
        select_ln65_156_reg_3970 <= select_ln65_156_fu_2403_p3;
        select_ln65_158_reg_3976 <= select_ln65_158_fu_2423_p3;
        select_ln65_159_reg_3982 <= select_ln65_159_fu_2443_p3;
        select_ln65_161_reg_3988 <= select_ln65_161_fu_2463_p3;
        select_ln65_162_reg_3994 <= select_ln65_162_fu_2483_p3;
        select_ln65_164_reg_4000 <= select_ln65_164_fu_2503_p3;
        select_ln65_165_reg_4006 <= select_ln65_165_fu_2523_p3;
        select_ln65_167_reg_4012 <= select_ln65_167_fu_2543_p3;
        select_ln65_168_reg_4018 <= select_ln65_168_fu_2563_p3;
        select_ln65_170_reg_4024 <= select_ln65_170_fu_2583_p3;
        select_ln65_171_reg_4030 <= select_ln65_171_fu_2603_p3;
        select_ln65_173_reg_4036 <= select_ln65_173_fu_2623_p3;
        select_ln65_174_reg_4042 <= select_ln65_174_fu_2643_p3;
        select_ln65_176_reg_4048 <= select_ln65_176_fu_2663_p3;
        select_ln65_177_reg_4054 <= select_ln65_177_fu_2683_p3;
        select_ln65_179_reg_4060 <= select_ln65_179_fu_2703_p3;
        select_ln65_180_reg_4066 <= select_ln65_180_fu_2723_p3;
        select_ln65_182_reg_4072 <= select_ln65_182_fu_2743_p3;
        select_ln65_183_reg_4078 <= select_ln65_183_fu_2763_p3;
        select_ln65_185_reg_4084 <= select_ln65_185_fu_2783_p3;
        select_ln65_186_reg_4090 <= select_ln65_186_fu_2803_p3;
        select_ln65_188_reg_4096 <= select_ln65_188_fu_2823_p3;
        select_ln65_189_reg_4102 <= select_ln65_189_fu_2843_p3;
        select_ln65_191_reg_4108 <= select_ln65_191_fu_2863_p3;
        select_ln65_192_reg_4114 <= select_ln65_192_fu_2883_p3;
        select_ln65_194_reg_4120 <= select_ln65_194_fu_2903_p3;
        select_ln65_195_reg_4126 <= select_ln65_195_fu_2923_p3;
        select_ln65_197_reg_4132 <= select_ln65_197_fu_2943_p3;
        select_ln65_198_reg_4138 <= select_ln65_198_fu_2963_p3;
        select_ln65_200_reg_4144 <= select_ln65_200_fu_2983_p3;
        select_ln65_201_reg_4150 <= select_ln65_201_fu_3003_p3;
        select_ln65_203_reg_4156 <= select_ln65_203_fu_3023_p3;
        select_ln65_204_reg_4162 <= select_ln65_204_fu_3043_p3;
        select_ln65_206_reg_4168 <= select_ln65_206_fu_3063_p3;
        select_ln65_207_reg_4174 <= select_ln65_207_fu_3083_p3;
        select_ln65_209_reg_4180 <= select_ln65_209_fu_3103_p3;
        select_ln65_210_reg_4186 <= select_ln65_210_fu_3123_p3;
        select_ln65_212_reg_4192 <= select_ln65_212_fu_3143_p3;
        select_ln65_213_reg_4198 <= select_ln65_213_fu_3163_p3;
        select_ln65_reg_3820 <= select_ln65_fu_1903_p3;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_472_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_3812 == 1'd0) & (icmp_ln76_reg_3808 == 1'd1) & (icmp_ln109_reg_3790 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_457_p4 = add_ln86_fu_3189_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_457_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_453;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 3'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_436;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op540_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op540_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_478_p2 = (ap_sig_allocacmp_indvar_flatten_load + 3'd1);

assign add_ln76_fu_514_p2 = (pX_1 + 32'd1);

assign add_ln80_fu_568_p2 = (pY_1 + 32'd1);

assign add_ln86_fu_3189_p2 = (sY_1 + select_ln86_fu_3181_p3);

assign add_ln91_fu_540_p2 = (sX_1 + select_ln91_fu_532_p3);

assign and_ln55_2_fu_1885_p2 = (icmp_ln55_4_fu_1875_p2 & and_ln55_fu_1881_p2);

assign and_ln55_fu_1881_p2 = (icmp_ln55_6_reg_3803 & icmp_ln55_5_reg_3798);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op540_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op540_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op540_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer12_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op540_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_614 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_616 = ((icmp_ln109_fu_472_p2 == 1'd0) & (icmp_ln80_fu_574_p2 == 1'd1) & (icmp_ln76_fu_520_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_640 = ((icmp_ln109_fu_472_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_520_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_849 = ((icmp_ln109_fu_472_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_453 = 'bx;

always @ (*) begin
    ap_predicate_op540_write_state3 = ((1'd1 == and_ln55_2_reg_3816) & (icmp_ln55_reg_3794_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_472_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1651_120_fu_1911_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97) < $signed(pool_window_V_139_fu_597_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1651_121_fu_3202_p2 = (($signed(select_ln65_reg_3820) < $signed(select_ln65_120_reg_3826)) ? 1'b1 : 1'b0);

assign icmp_ln1651_122_fu_1931_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_123_fu_1951_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96) < $signed(pool_window_V_101_fu_621_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_124_fu_3218_p2 = (($signed(select_ln65_122_reg_3832) < $signed(select_ln65_123_reg_3838)) ? 1'b1 : 1'b0);

assign icmp_ln1651_125_fu_1971_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_126_fu_1991_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95) < $signed(pool_window_V_102_fu_631_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_127_fu_3234_p2 = (($signed(select_ln65_125_reg_3844) < $signed(select_ln65_126_reg_3850)) ? 1'b1 : 1'b0);

assign icmp_ln1651_128_fu_2011_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_129_fu_2031_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94) < $signed(pool_window_V_103_fu_641_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_130_fu_3250_p2 = (($signed(select_ln65_128_reg_3856) < $signed(select_ln65_129_reg_3862)) ? 1'b1 : 1'b0);

assign icmp_ln1651_131_fu_2051_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_132_fu_2071_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221) < $signed(pool_window_V_104_fu_651_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_133_fu_3266_p2 = (($signed(select_ln65_131_reg_3868) < $signed(select_ln65_132_reg_3874)) ? 1'b1 : 1'b0);

assign icmp_ln1651_134_fu_2091_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_135_fu_2111_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222) < $signed(pool_window_V_105_fu_661_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_136_fu_3282_p2 = (($signed(select_ln65_134_reg_3880) < $signed(select_ln65_135_reg_3886)) ? 1'b1 : 1'b0);

assign icmp_ln1651_137_fu_2131_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_138_fu_2151_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223) < $signed(pool_window_V_106_fu_671_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_139_fu_3298_p2 = (($signed(select_ln65_137_reg_3892) < $signed(select_ln65_138_reg_3898)) ? 1'b1 : 1'b0);

assign icmp_ln1651_140_fu_2171_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_141_fu_2191_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224) < $signed(pool_window_V_107_fu_681_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_142_fu_3314_p2 = (($signed(select_ln65_140_reg_3904) < $signed(select_ln65_141_reg_3910)) ? 1'b1 : 1'b0);

assign icmp_ln1651_143_fu_2211_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_144_fu_2231_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225) < $signed(pool_window_V_108_fu_691_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_145_fu_3330_p2 = (($signed(select_ln65_143_reg_3916) < $signed(select_ln65_144_reg_3922)) ? 1'b1 : 1'b0);

assign icmp_ln1651_146_fu_2251_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_147_fu_2271_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226) < $signed(pool_window_V_109_fu_701_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_148_fu_3346_p2 = (($signed(select_ln65_146_reg_3928) < $signed(select_ln65_147_reg_3934)) ? 1'b1 : 1'b0);

assign icmp_ln1651_149_fu_2291_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_150_fu_2311_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227) < $signed(pool_window_V_110_fu_711_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_151_fu_3362_p2 = (($signed(select_ln65_149_reg_3940) < $signed(select_ln65_150_reg_3946)) ? 1'b1 : 1'b0);

assign icmp_ln1651_152_fu_2331_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_153_fu_2351_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228) < $signed(pool_window_V_111_fu_721_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_154_fu_3378_p2 = (($signed(select_ln65_152_reg_3952) < $signed(select_ln65_153_reg_3958)) ? 1'b1 : 1'b0);

assign icmp_ln1651_155_fu_2371_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_156_fu_2391_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229) < $signed(pool_window_V_112_fu_731_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_157_fu_3394_p2 = (($signed(select_ln65_155_reg_3964) < $signed(select_ln65_156_reg_3970)) ? 1'b1 : 1'b0);

assign icmp_ln1651_158_fu_2411_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_159_fu_2431_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230) < $signed(pool_window_V_113_fu_741_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_160_fu_3410_p2 = (($signed(select_ln65_158_reg_3976) < $signed(select_ln65_159_reg_3982)) ? 1'b1 : 1'b0);

assign icmp_ln1651_161_fu_2451_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_162_fu_2471_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231) < $signed(pool_window_V_114_fu_751_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_163_fu_3426_p2 = (($signed(select_ln65_161_reg_3988) < $signed(select_ln65_162_reg_3994)) ? 1'b1 : 1'b0);

assign icmp_ln1651_164_fu_2491_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_165_fu_2511_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232) < $signed(pool_window_V_115_fu_761_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_166_fu_3442_p2 = (($signed(select_ln65_164_reg_4000) < $signed(select_ln65_165_reg_4006)) ? 1'b1 : 1'b0);

assign icmp_ln1651_167_fu_2531_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_168_fu_2551_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233) < $signed(pool_window_V_116_fu_771_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_169_fu_3458_p2 = (($signed(select_ln65_167_reg_4012) < $signed(select_ln65_168_reg_4018)) ? 1'b1 : 1'b0);

assign icmp_ln1651_170_fu_2571_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_171_fu_2591_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234) < $signed(pool_window_V_117_fu_781_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_172_fu_3474_p2 = (($signed(select_ln65_170_reg_4024) < $signed(select_ln65_171_reg_4030)) ? 1'b1 : 1'b0);

assign icmp_ln1651_173_fu_2611_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_174_fu_2631_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235) < $signed(pool_window_V_118_fu_791_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_175_fu_3490_p2 = (($signed(select_ln65_173_reg_4036) < $signed(select_ln65_174_reg_4042)) ? 1'b1 : 1'b0);

assign icmp_ln1651_176_fu_2651_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_177_fu_2671_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236) < $signed(pool_window_V_119_fu_801_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_178_fu_3506_p2 = (($signed(select_ln65_176_reg_4048) < $signed(select_ln65_177_reg_4054)) ? 1'b1 : 1'b0);

assign icmp_ln1651_179_fu_2691_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_180_fu_2711_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237) < $signed(pool_window_V_120_fu_811_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_181_fu_3522_p2 = (($signed(select_ln65_179_reg_4060) < $signed(select_ln65_180_reg_4066)) ? 1'b1 : 1'b0);

assign icmp_ln1651_182_fu_2731_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_183_fu_2751_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238) < $signed(pool_window_V_121_fu_821_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_184_fu_3538_p2 = (($signed(select_ln65_182_reg_4072) < $signed(select_ln65_183_reg_4078)) ? 1'b1 : 1'b0);

assign icmp_ln1651_185_fu_2771_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_186_fu_2791_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239) < $signed(pool_window_V_122_fu_831_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_187_fu_3554_p2 = (($signed(select_ln65_185_reg_4084) < $signed(select_ln65_186_reg_4090)) ? 1'b1 : 1'b0);

assign icmp_ln1651_188_fu_2811_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_189_fu_2831_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240) < $signed(pool_window_V_123_fu_841_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_190_fu_3570_p2 = (($signed(select_ln65_188_reg_4096) < $signed(select_ln65_189_reg_4102)) ? 1'b1 : 1'b0);

assign icmp_ln1651_191_fu_2851_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_192_fu_2871_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241) < $signed(pool_window_V_124_fu_851_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_193_fu_3586_p2 = (($signed(select_ln65_191_reg_4108) < $signed(select_ln65_192_reg_4114)) ? 1'b1 : 1'b0);

assign icmp_ln1651_194_fu_2891_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_195_fu_2911_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242) < $signed(pool_window_V_125_fu_861_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_196_fu_3602_p2 = (($signed(select_ln65_194_reg_4120) < $signed(select_ln65_195_reg_4126)) ? 1'b1 : 1'b0);

assign icmp_ln1651_197_fu_2931_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_198_fu_2951_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243) < $signed(pool_window_V_126_fu_871_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_199_fu_3618_p2 = (($signed(select_ln65_197_reg_4132) < $signed(select_ln65_198_reg_4138)) ? 1'b1 : 1'b0);

assign icmp_ln1651_200_fu_2971_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_201_fu_2991_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244) < $signed(pool_window_V_127_fu_881_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_202_fu_3634_p2 = (($signed(select_ln65_200_reg_4144) < $signed(select_ln65_201_reg_4150)) ? 1'b1 : 1'b0);

assign icmp_ln1651_203_fu_3011_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_204_fu_3031_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245) < $signed(pool_window_V_130_fu_891_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_205_fu_3650_p2 = (($signed(select_ln65_203_reg_4156) < $signed(select_ln65_204_reg_4162)) ? 1'b1 : 1'b0);

assign icmp_ln1651_206_fu_3051_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_207_fu_3071_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246) < $signed(pool_window_V_131_fu_901_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_208_fu_3666_p2 = (($signed(select_ln65_206_reg_4168) < $signed(select_ln65_207_reg_4174)) ? 1'b1 : 1'b0);

assign icmp_ln1651_209_fu_3091_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_210_fu_3111_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247) < $signed(pool_window_V_224_fu_601_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_211_fu_3682_p2 = (($signed(select_ln65_209_reg_4180) < $signed(select_ln65_210_reg_4186)) ? 1'b1 : 1'b0);

assign icmp_ln1651_212_fu_3131_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_213_fu_3151_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248) < $signed(pool_window_V_100_fu_611_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1651_214_fu_3698_p2 = (($signed(select_ln65_212_reg_4192) < $signed(select_ln65_213_reg_4198)) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1891_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249) < $signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0)) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_1875_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_502_p2 = (($signed(pY_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_508_p2 = (($signed(pX_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_488_p2 = ((sX_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_520_p2 = ((add_ln76_fu_514_p2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_574_p2 = ((add_ln80_fu_568_p2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_3175_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign layer13_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{select_ln65_214_fu_3708_p3}, {select_ln65_211_fu_3692_p3}}, {select_ln65_208_fu_3676_p3}}, {select_ln65_205_fu_3660_p3}}, {select_ln65_202_fu_3644_p3}}, {select_ln65_199_fu_3628_p3}}, {select_ln65_196_fu_3612_p3}}, {select_ln65_193_fu_3596_p3}}, {select_ln65_190_fu_3580_p3}}, {select_ln65_187_fu_3564_p3}}, {select_ln65_184_fu_3548_p3}}, {select_ln65_181_fu_3532_p3}}, {select_ln65_178_fu_3516_p3}}, {select_ln65_175_fu_3500_p3}}, {select_ln65_172_fu_3484_p3}}, {select_ln65_169_fu_3468_p3}}, {select_ln65_166_fu_3452_p3}}, {select_ln65_163_fu_3436_p3}}, {select_ln65_160_fu_3420_p3}}, {select_ln65_157_fu_3404_p3}}, {select_ln65_154_fu_3388_p3}}, {select_ln65_151_fu_3372_p3}}, {select_ln65_148_fu_3356_p3}}, {select_ln65_145_fu_3340_p3}}, {res_pack_data_14_fu_3324_p3}}, {res_pack_data_13_fu_3308_p3}}, {res_pack_data_12_fu_3292_p3}}, {res_pack_data_11_fu_3276_p3}}, {res_pack_data_10_fu_3260_p3}}, {res_pack_data_9_fu_3244_p3}}, {res_pack_data_8_fu_3228_p3}}, {res_pack_data_fu_3212_p3}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_d0 = {{layer12_out_dout[255:248]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_d0 = {{layer12_out_dout[247:240]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_d0 = {{layer12_out_dout[239:232]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_d0 = {{layer12_out_dout[231:224]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_d0 = {{layer12_out_dout[223:216]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_d0 = {{layer12_out_dout[215:208]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_d0 = {{layer12_out_dout[207:200]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_d0 = {{layer12_out_dout[199:192]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_d0 = {{layer12_out_dout[191:184]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_d0 = {{layer12_out_dout[183:176]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_d0 = {{layer12_out_dout[175:168]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_d0 = {{layer12_out_dout[167:160]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_d0 = {{layer12_out_dout[159:152]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_d0 = {{layer12_out_dout[151:144]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_d0 = {{layer12_out_dout[143:136]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_d0 = {{layer12_out_dout[135:128]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_d0 = {{layer12_out_dout[127:120]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_d0 = {{layer12_out_dout[119:112]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_d0 = {{layer12_out_dout[111:104]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_d0 = {{layer12_out_dout[103:96]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_d0 = {{layer12_out_dout[95:88]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_d0 = {{layer12_out_dout[87:80]}};

assign pool_window_V_100_fu_611_p4 = {{layer12_out_dout[255:248]}};

assign pool_window_V_101_fu_621_p4 = {{layer12_out_dout[15:8]}};

assign pool_window_V_102_fu_631_p4 = {{layer12_out_dout[23:16]}};

assign pool_window_V_103_fu_641_p4 = {{layer12_out_dout[31:24]}};

assign pool_window_V_104_fu_651_p4 = {{layer12_out_dout[39:32]}};

assign pool_window_V_105_fu_661_p4 = {{layer12_out_dout[47:40]}};

assign pool_window_V_106_fu_671_p4 = {{layer12_out_dout[55:48]}};

assign pool_window_V_107_fu_681_p4 = {{layer12_out_dout[63:56]}};

assign pool_window_V_108_fu_691_p4 = {{layer12_out_dout[71:64]}};

assign pool_window_V_109_fu_701_p4 = {{layer12_out_dout[79:72]}};

assign pool_window_V_110_fu_711_p4 = {{layer12_out_dout[87:80]}};

assign pool_window_V_111_fu_721_p4 = {{layer12_out_dout[95:88]}};

assign pool_window_V_112_fu_731_p4 = {{layer12_out_dout[103:96]}};

assign pool_window_V_113_fu_741_p4 = {{layer12_out_dout[111:104]}};

assign pool_window_V_114_fu_751_p4 = {{layer12_out_dout[119:112]}};

assign pool_window_V_115_fu_761_p4 = {{layer12_out_dout[127:120]}};

assign pool_window_V_116_fu_771_p4 = {{layer12_out_dout[135:128]}};

assign pool_window_V_117_fu_781_p4 = {{layer12_out_dout[143:136]}};

assign pool_window_V_118_fu_791_p4 = {{layer12_out_dout[151:144]}};

assign pool_window_V_119_fu_801_p4 = {{layer12_out_dout[159:152]}};

assign pool_window_V_120_fu_811_p4 = {{layer12_out_dout[167:160]}};

assign pool_window_V_121_fu_821_p4 = {{layer12_out_dout[175:168]}};

assign pool_window_V_122_fu_831_p4 = {{layer12_out_dout[183:176]}};

assign pool_window_V_123_fu_841_p4 = {{layer12_out_dout[191:184]}};

assign pool_window_V_124_fu_851_p4 = {{layer12_out_dout[199:192]}};

assign pool_window_V_125_fu_861_p4 = {{layer12_out_dout[207:200]}};

assign pool_window_V_126_fu_871_p4 = {{layer12_out_dout[215:208]}};

assign pool_window_V_127_fu_881_p4 = {{layer12_out_dout[223:216]}};

assign pool_window_V_130_fu_891_p4 = {{layer12_out_dout[231:224]}};

assign pool_window_V_131_fu_901_p4 = {{layer12_out_dout[239:232]}};

assign pool_window_V_139_fu_597_p1 = layer12_out_dout[7:0];

assign pool_window_V_224_fu_601_p4 = {{layer12_out_dout[247:240]}};

assign res_pack_data_10_fu_3260_p3 = ((xor_ln1651_130_fu_3254_p2[0:0] == 1'b1) ? select_ln65_128_reg_3856 : select_ln65_129_reg_3862);

assign res_pack_data_11_fu_3276_p3 = ((xor_ln1651_133_fu_3270_p2[0:0] == 1'b1) ? select_ln65_131_reg_3868 : select_ln65_132_reg_3874);

assign res_pack_data_12_fu_3292_p3 = ((xor_ln1651_136_fu_3286_p2[0:0] == 1'b1) ? select_ln65_134_reg_3880 : select_ln65_135_reg_3886);

assign res_pack_data_13_fu_3308_p3 = ((xor_ln1651_139_fu_3302_p2[0:0] == 1'b1) ? select_ln65_137_reg_3892 : select_ln65_138_reg_3898);

assign res_pack_data_14_fu_3324_p3 = ((xor_ln1651_142_fu_3318_p2[0:0] == 1'b1) ? select_ln65_140_reg_3904 : select_ln65_141_reg_3910);

assign res_pack_data_8_fu_3228_p3 = ((xor_ln1651_124_fu_3222_p2[0:0] == 1'b1) ? select_ln65_122_reg_3832 : select_ln65_123_reg_3838);

assign res_pack_data_9_fu_3244_p3 = ((xor_ln1651_127_fu_3238_p2[0:0] == 1'b1) ? select_ln65_125_reg_3844 : select_ln65_126_reg_3850);

assign res_pack_data_fu_3212_p3 = ((xor_ln1651_121_fu_3206_p2[0:0] == 1'b1) ? select_ln65_reg_3820 : select_ln65_120_reg_3826);

assign select_ln65_120_fu_1923_p3 = ((xor_ln1651_120_fu_1917_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97 : pool_window_V_139_fu_597_p1);

assign select_ln65_122_fu_1943_p3 = ((xor_ln1651_122_fu_1937_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0);

assign select_ln65_123_fu_1963_p3 = ((xor_ln1651_123_fu_1957_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96 : pool_window_V_101_fu_621_p4);

assign select_ln65_125_fu_1983_p3 = ((xor_ln1651_125_fu_1977_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0);

assign select_ln65_126_fu_2003_p3 = ((xor_ln1651_126_fu_1997_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95 : pool_window_V_102_fu_631_p4);

assign select_ln65_128_fu_2023_p3 = ((xor_ln1651_128_fu_2017_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0);

assign select_ln65_129_fu_2043_p3 = ((xor_ln1651_129_fu_2037_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94 : pool_window_V_103_fu_641_p4);

assign select_ln65_131_fu_2063_p3 = ((xor_ln1651_131_fu_2057_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0);

assign select_ln65_132_fu_2083_p3 = ((xor_ln1651_132_fu_2077_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221 : pool_window_V_104_fu_651_p4);

assign select_ln65_134_fu_2103_p3 = ((xor_ln1651_134_fu_2097_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0);

assign select_ln65_135_fu_2123_p3 = ((xor_ln1651_135_fu_2117_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222 : pool_window_V_105_fu_661_p4);

assign select_ln65_137_fu_2143_p3 = ((xor_ln1651_137_fu_2137_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0);

assign select_ln65_138_fu_2163_p3 = ((xor_ln1651_138_fu_2157_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223 : pool_window_V_106_fu_671_p4);

assign select_ln65_140_fu_2183_p3 = ((xor_ln1651_140_fu_2177_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0);

assign select_ln65_141_fu_2203_p3 = ((xor_ln1651_141_fu_2197_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224 : pool_window_V_107_fu_681_p4);

assign select_ln65_143_fu_2223_p3 = ((xor_ln1651_143_fu_2217_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0);

assign select_ln65_144_fu_2243_p3 = ((xor_ln1651_144_fu_2237_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225 : pool_window_V_108_fu_691_p4);

assign select_ln65_145_fu_3340_p3 = ((xor_ln1651_145_fu_3334_p2[0:0] == 1'b1) ? select_ln65_143_reg_3916 : select_ln65_144_reg_3922);

assign select_ln65_146_fu_2263_p3 = ((xor_ln1651_146_fu_2257_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0);

assign select_ln65_147_fu_2283_p3 = ((xor_ln1651_147_fu_2277_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226 : pool_window_V_109_fu_701_p4);

assign select_ln65_148_fu_3356_p3 = ((xor_ln1651_148_fu_3350_p2[0:0] == 1'b1) ? select_ln65_146_reg_3928 : select_ln65_147_reg_3934);

assign select_ln65_149_fu_2303_p3 = ((xor_ln1651_149_fu_2297_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0);

assign select_ln65_150_fu_2323_p3 = ((xor_ln1651_150_fu_2317_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227 : pool_window_V_110_fu_711_p4);

assign select_ln65_151_fu_3372_p3 = ((xor_ln1651_151_fu_3366_p2[0:0] == 1'b1) ? select_ln65_149_reg_3940 : select_ln65_150_reg_3946);

assign select_ln65_152_fu_2343_p3 = ((xor_ln1651_152_fu_2337_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0);

assign select_ln65_153_fu_2363_p3 = ((xor_ln1651_153_fu_2357_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228 : pool_window_V_111_fu_721_p4);

assign select_ln65_154_fu_3388_p3 = ((xor_ln1651_154_fu_3382_p2[0:0] == 1'b1) ? select_ln65_152_reg_3952 : select_ln65_153_reg_3958);

assign select_ln65_155_fu_2383_p3 = ((xor_ln1651_155_fu_2377_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0);

assign select_ln65_156_fu_2403_p3 = ((xor_ln1651_156_fu_2397_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229 : pool_window_V_112_fu_731_p4);

assign select_ln65_157_fu_3404_p3 = ((xor_ln1651_157_fu_3398_p2[0:0] == 1'b1) ? select_ln65_155_reg_3964 : select_ln65_156_reg_3970);

assign select_ln65_158_fu_2423_p3 = ((xor_ln1651_158_fu_2417_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0);

assign select_ln65_159_fu_2443_p3 = ((xor_ln1651_159_fu_2437_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230 : pool_window_V_113_fu_741_p4);

assign select_ln65_160_fu_3420_p3 = ((xor_ln1651_160_fu_3414_p2[0:0] == 1'b1) ? select_ln65_158_reg_3976 : select_ln65_159_reg_3982);

assign select_ln65_161_fu_2463_p3 = ((xor_ln1651_161_fu_2457_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0);

assign select_ln65_162_fu_2483_p3 = ((xor_ln1651_162_fu_2477_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231 : pool_window_V_114_fu_751_p4);

assign select_ln65_163_fu_3436_p3 = ((xor_ln1651_163_fu_3430_p2[0:0] == 1'b1) ? select_ln65_161_reg_3988 : select_ln65_162_reg_3994);

assign select_ln65_164_fu_2503_p3 = ((xor_ln1651_164_fu_2497_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0);

assign select_ln65_165_fu_2523_p3 = ((xor_ln1651_165_fu_2517_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232 : pool_window_V_115_fu_761_p4);

assign select_ln65_166_fu_3452_p3 = ((xor_ln1651_166_fu_3446_p2[0:0] == 1'b1) ? select_ln65_164_reg_4000 : select_ln65_165_reg_4006);

assign select_ln65_167_fu_2543_p3 = ((xor_ln1651_167_fu_2537_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0);

assign select_ln65_168_fu_2563_p3 = ((xor_ln1651_168_fu_2557_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233 : pool_window_V_116_fu_771_p4);

assign select_ln65_169_fu_3468_p3 = ((xor_ln1651_169_fu_3462_p2[0:0] == 1'b1) ? select_ln65_167_reg_4012 : select_ln65_168_reg_4018);

assign select_ln65_170_fu_2583_p3 = ((xor_ln1651_170_fu_2577_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0);

assign select_ln65_171_fu_2603_p3 = ((xor_ln1651_171_fu_2597_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234 : pool_window_V_117_fu_781_p4);

assign select_ln65_172_fu_3484_p3 = ((xor_ln1651_172_fu_3478_p2[0:0] == 1'b1) ? select_ln65_170_reg_4024 : select_ln65_171_reg_4030);

assign select_ln65_173_fu_2623_p3 = ((xor_ln1651_173_fu_2617_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0);

assign select_ln65_174_fu_2643_p3 = ((xor_ln1651_174_fu_2637_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235 : pool_window_V_118_fu_791_p4);

assign select_ln65_175_fu_3500_p3 = ((xor_ln1651_175_fu_3494_p2[0:0] == 1'b1) ? select_ln65_173_reg_4036 : select_ln65_174_reg_4042);

assign select_ln65_176_fu_2663_p3 = ((xor_ln1651_176_fu_2657_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0);

assign select_ln65_177_fu_2683_p3 = ((xor_ln1651_177_fu_2677_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236 : pool_window_V_119_fu_801_p4);

assign select_ln65_178_fu_3516_p3 = ((xor_ln1651_178_fu_3510_p2[0:0] == 1'b1) ? select_ln65_176_reg_4048 : select_ln65_177_reg_4054);

assign select_ln65_179_fu_2703_p3 = ((xor_ln1651_179_fu_2697_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0);

assign select_ln65_180_fu_2723_p3 = ((xor_ln1651_180_fu_2717_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237 : pool_window_V_120_fu_811_p4);

assign select_ln65_181_fu_3532_p3 = ((xor_ln1651_181_fu_3526_p2[0:0] == 1'b1) ? select_ln65_179_reg_4060 : select_ln65_180_reg_4066);

assign select_ln65_182_fu_2743_p3 = ((xor_ln1651_182_fu_2737_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0);

assign select_ln65_183_fu_2763_p3 = ((xor_ln1651_183_fu_2757_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238 : pool_window_V_121_fu_821_p4);

assign select_ln65_184_fu_3548_p3 = ((xor_ln1651_184_fu_3542_p2[0:0] == 1'b1) ? select_ln65_182_reg_4072 : select_ln65_183_reg_4078);

assign select_ln65_185_fu_2783_p3 = ((xor_ln1651_185_fu_2777_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0);

assign select_ln65_186_fu_2803_p3 = ((xor_ln1651_186_fu_2797_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239 : pool_window_V_122_fu_831_p4);

assign select_ln65_187_fu_3564_p3 = ((xor_ln1651_187_fu_3558_p2[0:0] == 1'b1) ? select_ln65_185_reg_4084 : select_ln65_186_reg_4090);

assign select_ln65_188_fu_2823_p3 = ((xor_ln1651_188_fu_2817_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0);

assign select_ln65_189_fu_2843_p3 = ((xor_ln1651_189_fu_2837_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240 : pool_window_V_123_fu_841_p4);

assign select_ln65_190_fu_3580_p3 = ((xor_ln1651_190_fu_3574_p2[0:0] == 1'b1) ? select_ln65_188_reg_4096 : select_ln65_189_reg_4102);

assign select_ln65_191_fu_2863_p3 = ((xor_ln1651_191_fu_2857_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0);

assign select_ln65_192_fu_2883_p3 = ((xor_ln1651_192_fu_2877_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241 : pool_window_V_124_fu_851_p4);

assign select_ln65_193_fu_3596_p3 = ((xor_ln1651_193_fu_3590_p2[0:0] == 1'b1) ? select_ln65_191_reg_4108 : select_ln65_192_reg_4114);

assign select_ln65_194_fu_2903_p3 = ((xor_ln1651_194_fu_2897_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0);

assign select_ln65_195_fu_2923_p3 = ((xor_ln1651_195_fu_2917_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242 : pool_window_V_125_fu_861_p4);

assign select_ln65_196_fu_3612_p3 = ((xor_ln1651_196_fu_3606_p2[0:0] == 1'b1) ? select_ln65_194_reg_4120 : select_ln65_195_reg_4126);

assign select_ln65_197_fu_2943_p3 = ((xor_ln1651_197_fu_2937_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0);

assign select_ln65_198_fu_2963_p3 = ((xor_ln1651_198_fu_2957_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243 : pool_window_V_126_fu_871_p4);

assign select_ln65_199_fu_3628_p3 = ((xor_ln1651_199_fu_3622_p2[0:0] == 1'b1) ? select_ln65_197_reg_4132 : select_ln65_198_reg_4138);

assign select_ln65_200_fu_2983_p3 = ((xor_ln1651_200_fu_2977_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0);

assign select_ln65_201_fu_3003_p3 = ((xor_ln1651_201_fu_2997_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244 : pool_window_V_127_fu_881_p4);

assign select_ln65_202_fu_3644_p3 = ((xor_ln1651_202_fu_3638_p2[0:0] == 1'b1) ? select_ln65_200_reg_4144 : select_ln65_201_reg_4150);

assign select_ln65_203_fu_3023_p3 = ((xor_ln1651_203_fu_3017_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0);

assign select_ln65_204_fu_3043_p3 = ((xor_ln1651_204_fu_3037_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245 : pool_window_V_130_fu_891_p4);

assign select_ln65_205_fu_3660_p3 = ((xor_ln1651_205_fu_3654_p2[0:0] == 1'b1) ? select_ln65_203_reg_4156 : select_ln65_204_reg_4162);

assign select_ln65_206_fu_3063_p3 = ((xor_ln1651_206_fu_3057_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0);

assign select_ln65_207_fu_3083_p3 = ((xor_ln1651_207_fu_3077_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246 : pool_window_V_131_fu_901_p4);

assign select_ln65_208_fu_3676_p3 = ((xor_ln1651_208_fu_3670_p2[0:0] == 1'b1) ? select_ln65_206_reg_4168 : select_ln65_207_reg_4174);

assign select_ln65_209_fu_3103_p3 = ((xor_ln1651_209_fu_3097_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0);

assign select_ln65_210_fu_3123_p3 = ((xor_ln1651_210_fu_3117_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247 : pool_window_V_224_fu_601_p4);

assign select_ln65_211_fu_3692_p3 = ((xor_ln1651_211_fu_3686_p2[0:0] == 1'b1) ? select_ln65_209_reg_4180 : select_ln65_210_reg_4186);

assign select_ln65_212_fu_3143_p3 = ((xor_ln1651_212_fu_3137_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0);

assign select_ln65_213_fu_3163_p3 = ((xor_ln1651_213_fu_3157_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248 : pool_window_V_100_fu_611_p4);

assign select_ln65_214_fu_3708_p3 = ((xor_ln1651_214_fu_3702_p2[0:0] == 1'b1) ? select_ln65_212_reg_4192 : select_ln65_213_reg_4198);

assign select_ln65_fu_1903_p3 = ((xor_ln1651_fu_1897_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249 : void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0);

assign select_ln86_fu_3181_p3 = ((icmp_ln86_fu_3175_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_532_p3 = ((icmp_ln55_fu_488_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign start_out = real_start;

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_d0 = {{layer12_out_dout[71:64]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_d0 = {{layer12_out_dout[63:56]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_d0 = {{layer12_out_dout[55:48]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_d0 = {{layer12_out_dout[47:40]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_d0 = {{layer12_out_dout[39:32]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_d0 = {{layer12_out_dout[31:24]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_d0 = {{layer12_out_dout[23:16]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_d0 = {{layer12_out_dout[15:8]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_d0 = {{layer12_out_dout[79:72]}};

assign xor_ln1651_120_fu_1917_p2 = (icmp_ln1651_120_fu_1911_p2 ^ 1'd1);

assign xor_ln1651_121_fu_3206_p2 = (icmp_ln1651_121_fu_3202_p2 ^ 1'd1);

assign xor_ln1651_122_fu_1937_p2 = (icmp_ln1651_122_fu_1931_p2 ^ 1'd1);

assign xor_ln1651_123_fu_1957_p2 = (icmp_ln1651_123_fu_1951_p2 ^ 1'd1);

assign xor_ln1651_124_fu_3222_p2 = (icmp_ln1651_124_fu_3218_p2 ^ 1'd1);

assign xor_ln1651_125_fu_1977_p2 = (icmp_ln1651_125_fu_1971_p2 ^ 1'd1);

assign xor_ln1651_126_fu_1997_p2 = (icmp_ln1651_126_fu_1991_p2 ^ 1'd1);

assign xor_ln1651_127_fu_3238_p2 = (icmp_ln1651_127_fu_3234_p2 ^ 1'd1);

assign xor_ln1651_128_fu_2017_p2 = (icmp_ln1651_128_fu_2011_p2 ^ 1'd1);

assign xor_ln1651_129_fu_2037_p2 = (icmp_ln1651_129_fu_2031_p2 ^ 1'd1);

assign xor_ln1651_130_fu_3254_p2 = (icmp_ln1651_130_fu_3250_p2 ^ 1'd1);

assign xor_ln1651_131_fu_2057_p2 = (icmp_ln1651_131_fu_2051_p2 ^ 1'd1);

assign xor_ln1651_132_fu_2077_p2 = (icmp_ln1651_132_fu_2071_p2 ^ 1'd1);

assign xor_ln1651_133_fu_3270_p2 = (icmp_ln1651_133_fu_3266_p2 ^ 1'd1);

assign xor_ln1651_134_fu_2097_p2 = (icmp_ln1651_134_fu_2091_p2 ^ 1'd1);

assign xor_ln1651_135_fu_2117_p2 = (icmp_ln1651_135_fu_2111_p2 ^ 1'd1);

assign xor_ln1651_136_fu_3286_p2 = (icmp_ln1651_136_fu_3282_p2 ^ 1'd1);

assign xor_ln1651_137_fu_2137_p2 = (icmp_ln1651_137_fu_2131_p2 ^ 1'd1);

assign xor_ln1651_138_fu_2157_p2 = (icmp_ln1651_138_fu_2151_p2 ^ 1'd1);

assign xor_ln1651_139_fu_3302_p2 = (icmp_ln1651_139_fu_3298_p2 ^ 1'd1);

assign xor_ln1651_140_fu_2177_p2 = (icmp_ln1651_140_fu_2171_p2 ^ 1'd1);

assign xor_ln1651_141_fu_2197_p2 = (icmp_ln1651_141_fu_2191_p2 ^ 1'd1);

assign xor_ln1651_142_fu_3318_p2 = (icmp_ln1651_142_fu_3314_p2 ^ 1'd1);

assign xor_ln1651_143_fu_2217_p2 = (icmp_ln1651_143_fu_2211_p2 ^ 1'd1);

assign xor_ln1651_144_fu_2237_p2 = (icmp_ln1651_144_fu_2231_p2 ^ 1'd1);

assign xor_ln1651_145_fu_3334_p2 = (icmp_ln1651_145_fu_3330_p2 ^ 1'd1);

assign xor_ln1651_146_fu_2257_p2 = (icmp_ln1651_146_fu_2251_p2 ^ 1'd1);

assign xor_ln1651_147_fu_2277_p2 = (icmp_ln1651_147_fu_2271_p2 ^ 1'd1);

assign xor_ln1651_148_fu_3350_p2 = (icmp_ln1651_148_fu_3346_p2 ^ 1'd1);

assign xor_ln1651_149_fu_2297_p2 = (icmp_ln1651_149_fu_2291_p2 ^ 1'd1);

assign xor_ln1651_150_fu_2317_p2 = (icmp_ln1651_150_fu_2311_p2 ^ 1'd1);

assign xor_ln1651_151_fu_3366_p2 = (icmp_ln1651_151_fu_3362_p2 ^ 1'd1);

assign xor_ln1651_152_fu_2337_p2 = (icmp_ln1651_152_fu_2331_p2 ^ 1'd1);

assign xor_ln1651_153_fu_2357_p2 = (icmp_ln1651_153_fu_2351_p2 ^ 1'd1);

assign xor_ln1651_154_fu_3382_p2 = (icmp_ln1651_154_fu_3378_p2 ^ 1'd1);

assign xor_ln1651_155_fu_2377_p2 = (icmp_ln1651_155_fu_2371_p2 ^ 1'd1);

assign xor_ln1651_156_fu_2397_p2 = (icmp_ln1651_156_fu_2391_p2 ^ 1'd1);

assign xor_ln1651_157_fu_3398_p2 = (icmp_ln1651_157_fu_3394_p2 ^ 1'd1);

assign xor_ln1651_158_fu_2417_p2 = (icmp_ln1651_158_fu_2411_p2 ^ 1'd1);

assign xor_ln1651_159_fu_2437_p2 = (icmp_ln1651_159_fu_2431_p2 ^ 1'd1);

assign xor_ln1651_160_fu_3414_p2 = (icmp_ln1651_160_fu_3410_p2 ^ 1'd1);

assign xor_ln1651_161_fu_2457_p2 = (icmp_ln1651_161_fu_2451_p2 ^ 1'd1);

assign xor_ln1651_162_fu_2477_p2 = (icmp_ln1651_162_fu_2471_p2 ^ 1'd1);

assign xor_ln1651_163_fu_3430_p2 = (icmp_ln1651_163_fu_3426_p2 ^ 1'd1);

assign xor_ln1651_164_fu_2497_p2 = (icmp_ln1651_164_fu_2491_p2 ^ 1'd1);

assign xor_ln1651_165_fu_2517_p2 = (icmp_ln1651_165_fu_2511_p2 ^ 1'd1);

assign xor_ln1651_166_fu_3446_p2 = (icmp_ln1651_166_fu_3442_p2 ^ 1'd1);

assign xor_ln1651_167_fu_2537_p2 = (icmp_ln1651_167_fu_2531_p2 ^ 1'd1);

assign xor_ln1651_168_fu_2557_p2 = (icmp_ln1651_168_fu_2551_p2 ^ 1'd1);

assign xor_ln1651_169_fu_3462_p2 = (icmp_ln1651_169_fu_3458_p2 ^ 1'd1);

assign xor_ln1651_170_fu_2577_p2 = (icmp_ln1651_170_fu_2571_p2 ^ 1'd1);

assign xor_ln1651_171_fu_2597_p2 = (icmp_ln1651_171_fu_2591_p2 ^ 1'd1);

assign xor_ln1651_172_fu_3478_p2 = (icmp_ln1651_172_fu_3474_p2 ^ 1'd1);

assign xor_ln1651_173_fu_2617_p2 = (icmp_ln1651_173_fu_2611_p2 ^ 1'd1);

assign xor_ln1651_174_fu_2637_p2 = (icmp_ln1651_174_fu_2631_p2 ^ 1'd1);

assign xor_ln1651_175_fu_3494_p2 = (icmp_ln1651_175_fu_3490_p2 ^ 1'd1);

assign xor_ln1651_176_fu_2657_p2 = (icmp_ln1651_176_fu_2651_p2 ^ 1'd1);

assign xor_ln1651_177_fu_2677_p2 = (icmp_ln1651_177_fu_2671_p2 ^ 1'd1);

assign xor_ln1651_178_fu_3510_p2 = (icmp_ln1651_178_fu_3506_p2 ^ 1'd1);

assign xor_ln1651_179_fu_2697_p2 = (icmp_ln1651_179_fu_2691_p2 ^ 1'd1);

assign xor_ln1651_180_fu_2717_p2 = (icmp_ln1651_180_fu_2711_p2 ^ 1'd1);

assign xor_ln1651_181_fu_3526_p2 = (icmp_ln1651_181_fu_3522_p2 ^ 1'd1);

assign xor_ln1651_182_fu_2737_p2 = (icmp_ln1651_182_fu_2731_p2 ^ 1'd1);

assign xor_ln1651_183_fu_2757_p2 = (icmp_ln1651_183_fu_2751_p2 ^ 1'd1);

assign xor_ln1651_184_fu_3542_p2 = (icmp_ln1651_184_fu_3538_p2 ^ 1'd1);

assign xor_ln1651_185_fu_2777_p2 = (icmp_ln1651_185_fu_2771_p2 ^ 1'd1);

assign xor_ln1651_186_fu_2797_p2 = (icmp_ln1651_186_fu_2791_p2 ^ 1'd1);

assign xor_ln1651_187_fu_3558_p2 = (icmp_ln1651_187_fu_3554_p2 ^ 1'd1);

assign xor_ln1651_188_fu_2817_p2 = (icmp_ln1651_188_fu_2811_p2 ^ 1'd1);

assign xor_ln1651_189_fu_2837_p2 = (icmp_ln1651_189_fu_2831_p2 ^ 1'd1);

assign xor_ln1651_190_fu_3574_p2 = (icmp_ln1651_190_fu_3570_p2 ^ 1'd1);

assign xor_ln1651_191_fu_2857_p2 = (icmp_ln1651_191_fu_2851_p2 ^ 1'd1);

assign xor_ln1651_192_fu_2877_p2 = (icmp_ln1651_192_fu_2871_p2 ^ 1'd1);

assign xor_ln1651_193_fu_3590_p2 = (icmp_ln1651_193_fu_3586_p2 ^ 1'd1);

assign xor_ln1651_194_fu_2897_p2 = (icmp_ln1651_194_fu_2891_p2 ^ 1'd1);

assign xor_ln1651_195_fu_2917_p2 = (icmp_ln1651_195_fu_2911_p2 ^ 1'd1);

assign xor_ln1651_196_fu_3606_p2 = (icmp_ln1651_196_fu_3602_p2 ^ 1'd1);

assign xor_ln1651_197_fu_2937_p2 = (icmp_ln1651_197_fu_2931_p2 ^ 1'd1);

assign xor_ln1651_198_fu_2957_p2 = (icmp_ln1651_198_fu_2951_p2 ^ 1'd1);

assign xor_ln1651_199_fu_3622_p2 = (icmp_ln1651_199_fu_3618_p2 ^ 1'd1);

assign xor_ln1651_200_fu_2977_p2 = (icmp_ln1651_200_fu_2971_p2 ^ 1'd1);

assign xor_ln1651_201_fu_2997_p2 = (icmp_ln1651_201_fu_2991_p2 ^ 1'd1);

assign xor_ln1651_202_fu_3638_p2 = (icmp_ln1651_202_fu_3634_p2 ^ 1'd1);

assign xor_ln1651_203_fu_3017_p2 = (icmp_ln1651_203_fu_3011_p2 ^ 1'd1);

assign xor_ln1651_204_fu_3037_p2 = (icmp_ln1651_204_fu_3031_p2 ^ 1'd1);

assign xor_ln1651_205_fu_3654_p2 = (icmp_ln1651_205_fu_3650_p2 ^ 1'd1);

assign xor_ln1651_206_fu_3057_p2 = (icmp_ln1651_206_fu_3051_p2 ^ 1'd1);

assign xor_ln1651_207_fu_3077_p2 = (icmp_ln1651_207_fu_3071_p2 ^ 1'd1);

assign xor_ln1651_208_fu_3670_p2 = (icmp_ln1651_208_fu_3666_p2 ^ 1'd1);

assign xor_ln1651_209_fu_3097_p2 = (icmp_ln1651_209_fu_3091_p2 ^ 1'd1);

assign xor_ln1651_210_fu_3117_p2 = (icmp_ln1651_210_fu_3111_p2 ^ 1'd1);

assign xor_ln1651_211_fu_3686_p2 = (icmp_ln1651_211_fu_3682_p2 ^ 1'd1);

assign xor_ln1651_212_fu_3137_p2 = (icmp_ln1651_212_fu_3131_p2 ^ 1'd1);

assign xor_ln1651_213_fu_3157_p2 = (icmp_ln1651_213_fu_3151_p2 ^ 1'd1);

assign xor_ln1651_214_fu_3702_p2 = (icmp_ln1651_214_fu_3698_p2 ^ 1'd1);

assign xor_ln1651_fu_1897_p2 = (icmp_ln1651_fu_1891_p2 ^ 1'd1);

endmodule //myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s
