memory-map:
  name: fifo
  description: FIFO opt
  bus: wb-32-be
  x-wbgen:
    hdl_entity: fifoopt
  schema-version:
    core: 2.0.0
    x-conversions: 1.0.0
    x-driver-edge: 1.0.0
    x-fesa: 2.0.0
    x-gena: 1.0.0
    x-hdl: 1.0.0
    x-map-info: 1.0.0
    x-wbgen: 1.0.0
  children:
  - block:
      name: fifo1
      description: fifo1
      address: 0x0
      align: False
      size: 8
      x-wbgen:
        depth: 256
        direction: BUS_TO_CORE
        kind: fifo
        optional: debug
        wire_empty: True
      children:
      - reg:
          name: fifo1_r0
          description: 'FIFO ''fifo1'' data input register 0'
          width: 32
          access: wo
          address: 0x0
          children:
          - field:
              name: val
              description: value
              range: 15-0
              x-wbgen:
                type: SLV
      - reg:
          name: fifo1_csr
          description: 'FIFO ''fifo1'' control/status register'
          width: 32
          access: ro
          address: 0x4
          x-wbgen:
            kind: fifocs
          children:
          - field:
              name: full
              description: FIFO full flag
              comment: '1: FIFO ''fifo1'' is full\n0: FIFO is not full'
              range: 16
              x-wbgen:
                kind: full
                type: BIT
