/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:06 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_CZ_0_H__
#define BCHP_DS_WFE_CZ_0_H__

/***************************************************************************
 *DS_WFE_CZ_0 - WFE Channel Processor 0 Configuration Registers
 ***************************************************************************/
#define BCHP_DS_WFE_CZ_0_SRC_ID                  0x00094000 /* Source channel bin ID */
#define BCHP_DS_WFE_CZ_0_QMIX_FCW                0x00094004 /* Channel Processor Mixer Frequency Control Word */
#define BCHP_DS_WFE_CZ_0_AGF                     0x00094008 /* Digital AGC(Fine) Control Register */
#define BCHP_DS_WFE_CZ_0_AGFI                    0x0009400c /* Digital AGC(Fine) Integrator Value */
#define BCHP_DS_WFE_CZ_0_AGFLI                   0x00094010 /* Digital AGC(Fine) Leaky Integrator Value */

/***************************************************************************
 *SRC_ID - Source channel bin ID
 ***************************************************************************/
/* DS_WFE_CZ_0 :: SRC_ID :: CH_DISABLE [31:31] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_CH_DISABLE_MASK                    0x80000000
#define BCHP_DS_WFE_CZ_0_SRC_ID_CH_DISABLE_SHIFT                   31

/* DS_WFE_CZ_0 :: SRC_ID :: reserved_for_eco0 [30:13] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved_for_eco0_MASK             0x7fffe000
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved_for_eco0_SHIFT            13

/* DS_WFE_CZ_0 :: SRC_ID :: FILTC_ODD_LEN [12:12] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_FILTC_ODD_LEN_MASK                 0x00001000
#define BCHP_DS_WFE_CZ_0_SRC_ID_FILTC_ODD_LEN_SHIFT                12

/* DS_WFE_CZ_0 :: SRC_ID :: reserved1 [11:11] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved1_MASK                     0x00000800
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved1_SHIFT                    11

/* DS_WFE_CZ_0 :: SRC_ID :: ACI_COEF_SEL [10:09] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_ACI_COEF_SEL_MASK                  0x00000600
#define BCHP_DS_WFE_CZ_0_SRC_ID_ACI_COEF_SEL_SHIFT                 9

/* DS_WFE_CZ_0 :: SRC_ID :: reserved2 [08:08] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved2_MASK                     0x00000100
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved2_SHIFT                    8

/* DS_WFE_CZ_0 :: SRC_ID :: BIN_ID [07:02] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_BIN_ID_MASK                        0x000000fc
#define BCHP_DS_WFE_CZ_0_SRC_ID_BIN_ID_SHIFT                       2

/* DS_WFE_CZ_0 :: SRC_ID :: reserved3 [01:00] */
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved3_MASK                     0x00000003
#define BCHP_DS_WFE_CZ_0_SRC_ID_reserved3_SHIFT                    0

/***************************************************************************
 *QMIX_FCW - Channel Processor Mixer Frequency Control Word
 ***************************************************************************/
/* DS_WFE_CZ_0 :: QMIX_FCW :: reserved0 [31:30] */
#define BCHP_DS_WFE_CZ_0_QMIX_FCW_reserved0_MASK                   0xc0000000
#define BCHP_DS_WFE_CZ_0_QMIX_FCW_reserved0_SHIFT                  30

/* DS_WFE_CZ_0 :: QMIX_FCW :: FCW [29:00] */
#define BCHP_DS_WFE_CZ_0_QMIX_FCW_FCW_MASK                         0x3fffffff
#define BCHP_DS_WFE_CZ_0_QMIX_FCW_FCW_SHIFT                        0

/***************************************************************************
 *AGF - Digital AGC(Fine) Control Register
 ***************************************************************************/
/* DS_WFE_CZ_0 :: AGF :: AGFBW [31:27] */
#define BCHP_DS_WFE_CZ_0_AGF_AGFBW_MASK                            0xf8000000
#define BCHP_DS_WFE_CZ_0_AGF_AGFBW_SHIFT                           27

/* DS_WFE_CZ_0 :: AGF :: AGFTHR [26:08] */
#define BCHP_DS_WFE_CZ_0_AGF_AGFTHR_MASK                           0x07ffff00
#define BCHP_DS_WFE_CZ_0_AGF_AGFTHR_SHIFT                          8

/* DS_WFE_CZ_0 :: AGF :: reserved0 [07:06] */
#define BCHP_DS_WFE_CZ_0_AGF_reserved0_MASK                        0x000000c0
#define BCHP_DS_WFE_CZ_0_AGF_reserved0_SHIFT                       6

/* DS_WFE_CZ_0 :: AGF :: USE_STATUS [05:05] */
#define BCHP_DS_WFE_CZ_0_AGF_USE_STATUS_MASK                       0x00000020
#define BCHP_DS_WFE_CZ_0_AGF_USE_STATUS_SHIFT                      5

/* DS_WFE_CZ_0 :: AGF :: STATUS [04:04] */
#define BCHP_DS_WFE_CZ_0_AGF_STATUS_MASK                           0x00000010
#define BCHP_DS_WFE_CZ_0_AGF_STATUS_SHIFT                          4

/* DS_WFE_CZ_0 :: AGF :: LKBYP [03:03] */
#define BCHP_DS_WFE_CZ_0_AGF_LKBYP_MASK                            0x00000008
#define BCHP_DS_WFE_CZ_0_AGF_LKBYP_SHIFT                           3

/* DS_WFE_CZ_0 :: AGF :: AGFFRZ [02:02] */
#define BCHP_DS_WFE_CZ_0_AGF_AGFFRZ_MASK                           0x00000004
#define BCHP_DS_WFE_CZ_0_AGF_AGFFRZ_SHIFT                          2

/* DS_WFE_CZ_0 :: AGF :: AGFBYP [01:01] */
#define BCHP_DS_WFE_CZ_0_AGF_AGFBYP_MASK                           0x00000002
#define BCHP_DS_WFE_CZ_0_AGF_AGFBYP_SHIFT                          1

/* DS_WFE_CZ_0 :: AGF :: AGFRST [00:00] */
#define BCHP_DS_WFE_CZ_0_AGF_AGFRST_MASK                           0x00000001
#define BCHP_DS_WFE_CZ_0_AGF_AGFRST_SHIFT                          0

/***************************************************************************
 *AGFI - Digital AGC(Fine) Integrator Value
 ***************************************************************************/
/* DS_WFE_CZ_0 :: AGFI :: AGFVAL [31:00] */
#define BCHP_DS_WFE_CZ_0_AGFI_AGFVAL_MASK                          0xffffffff
#define BCHP_DS_WFE_CZ_0_AGFI_AGFVAL_SHIFT                         0

/***************************************************************************
 *AGFLI - Digital AGC(Fine) Leaky Integrator Value
 ***************************************************************************/
/* DS_WFE_CZ_0 :: AGFLI :: reserved0 [31:20] */
#define BCHP_DS_WFE_CZ_0_AGFLI_reserved0_MASK                      0xfff00000
#define BCHP_DS_WFE_CZ_0_AGFLI_reserved0_SHIFT                     20

/* DS_WFE_CZ_0 :: AGFLI :: AGFLVAL [19:00] */
#define BCHP_DS_WFE_CZ_0_AGFLI_AGFLVAL_MASK                        0x000fffff
#define BCHP_DS_WFE_CZ_0_AGFLI_AGFLVAL_SHIFT                       0

#endif /* #ifndef BCHP_DS_WFE_CZ_0_H__ */

/* End of File */
