$date
	Fri Nov 29 20:19:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RAM_tb $end
$var wire 32 ! dataOUT [31:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$var reg 32 $ dataIN [31:0] $end
$var reg 1 % readWrite $end
$scope module u_RAM $end
$var wire 5 & address [4:0] $end
$var wire 1 # clk $end
$var wire 32 ' dataIN [31:0] $end
$var wire 1 % readWrite $end
$var reg 32 ( dataOUT [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b1011010 '
b10101 &
0%
b1011010 $
1#
b10101 "
bx !
$end
#5
0#
#10
1#
1%
b11101 "
b11101 &
b11000 $
b11000 '
#15
0#
#20
1#
0%
b11111 "
b11111 &
b100010 $
b100010 '
#25
0#
#30
1#
1%
b11110 "
b11110 &
b101110 $
b101110 '
#35
0#
#40
1#
0%
b100 "
b100 &
b1100 $
b1100 '
#45
0#
#50
b1100 !
b1100 (
1#
1%
#55
0#
#60
1#
#65
0#
#70
1#
#75
0#
#80
1#
#85
0#
#90
1#
#95
0#
#100
1#
#105
0#
#110
1#
#115
0#
#120
1#
#125
0#
#130
1#
#135
0#
#140
1#
#145
0#
#150
1#
