{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604610485845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604610485853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 22:08:05 2020 " "Processing started: Thu Nov 05 22:08:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604610485853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610485853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610485853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604610486956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604610486956 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal lab3.vhd(26) " "VHDL syntax error at lab3.vhd(26) near text \".\";  expecting an identifier, or a string literal" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499950 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"GENERIC\";  expecting \"(\", or \"'\", or \".\" lab3.vhd(27) " "VHDL syntax error at lab3.vhd(27) near text \"GENERIC\";  expecting \"(\", or \"'\", or \".\"" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499950 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"<=\" lab3.vhd(29) " "VHDL syntax error at lab3.vhd(29) near text \"PORT\";  expecting \"<=\"" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499950 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"open\";  expecting \"(\", or an identifier (\"open\" is a reserved keyword), or  unary operator lab3.vhd(34) " "VHDL syntax error at lab3.vhd(34) near text \"open\";  expecting \"(\", or an identifier (\"open\" is a reserved keyword), or  unary operator" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499950 ""}
{ "Error" "EVRFX_VHDL_BLOCK_PORT_GENERIC_POSITION_ASSIGN_CANNOT_FOLLOW_NAMED" "lab3.vhd(41) " "VHDL Association List error at lab3.vhd(41): positional associations must be listed before named associations" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 41 0 0 } }  } 0 10437 "VHDL Association List error at %1!s!: positional associations must be listed before named associations" 0 0 "Analysis & Synthesis" 0 -1 1604610499951 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"<=\" lab3.vhd(43) " "VHDL syntax error at lab3.vhd(43) near text \"PORT\";  expecting \"<=\"" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499951 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"open\";  expecting \"(\", or an identifier (\"open\" is a reserved keyword), or  unary operator lab3.vhd(47) " "VHDL syntax error at lab3.vhd(47) near text \"open\";  expecting \"(\", or an identifier (\"open\" is a reserved keyword), or  unary operator" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499951 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator lab3.vhd(49) " "VHDL syntax error at lab3.vhd(49) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "src/lab3.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/lab3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bigclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bigclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigClock-top_level " "Found design unit 1: bigClock-top_level" {  } { { "src/bigClock.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/bigClock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604610499958 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigClock " "Found entity 1: bigClock" {  } { { "src/bigClock.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/bigClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604610499958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610499958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604610500116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 22:08:20 2020 " "Processing ended: Thu Nov 05 22:08:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604610500116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604610500116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604610500116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610500116 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604610500747 ""}
