/**
 *
 * @file TIMER_RegisterDefines_Standard_32_ADCEV.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 10 jul. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 10 jul. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_STANDARD_32_XHEADER_TIMER_REGISTERDEFINES_STANDARD_32_ADCEV_H_
#define XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_STANDARD_32_XHEADER_TIMER_REGISTERDEFINES_STANDARD_32_ADCEV_H_

#include <xDriver_MCU/TIMER/Peripheral/xHeader/TIMER_Enum.h>

/******************************************************************************************
************************************ 26 ADCEV *********************************************
******************************************************************************************/

/*----------*/
#define GPTM_ADCEV_R_TATOADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_R_TATOADCEN_BIT    (0UL)
#define GPTM_ADCEV_R_TATOADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_TATOADCEN_ENA    ((uint32_t) 0x00000001UL)

#define GPTM_ADCEV_TATOADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_TATOADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_TATOADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_CAMADCEN_MASK    ((uint32_t) 0x00000002UL)
#define GPTM_ADCEV_R_CAMADCEN_BIT    (1UL)
#define GPTM_ADCEV_R_CAMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_CAMADCEN_ENA    ((uint32_t) 0x00000002UL)

#define GPTM_ADCEV_CAMADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_CAMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_CAMADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_CAEADCEN_MASK    ((uint32_t) 0x00000004UL)
#define GPTM_ADCEV_R_CAEADCEN_BIT    (2UL)
#define GPTM_ADCEV_R_CAEADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_CAEADCEN_ENA    ((uint32_t) 0x00000004UL)

#define GPTM_ADCEV_CAEADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_CAEADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_CAEADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_RTCADCEN_MASK    ((uint32_t) 0x00000008UL)
#define GPTM_ADCEV_R_RTCADCEN_BIT    (3UL)
#define GPTM_ADCEV_R_RTCADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_RTCADCEN_ENA    ((uint32_t) 0x00000008UL)

#define GPTM_ADCEV_RTCADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_RTCADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_RTCADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_TAMADCEN_MASK    ((uint32_t) 0x00000010UL)
#define GPTM_ADCEV_R_TAMADCEN_BIT    (4UL)
#define GPTM_ADCEV_R_TAMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_TAMADCEN_ENA    ((uint32_t) 0x00000010UL)

#define GPTM_ADCEV_TAMADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_TAMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_TAMADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_TBTOADCEN_MASK    ((uint32_t) 0x00000100UL)
#define GPTM_ADCEV_R_TBTOADCEN_BIT    (8UL)
#define GPTM_ADCEV_R_TBTOADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_TBTOADCEN_ENA    ((uint32_t) 0x00000100UL)

#define GPTM_ADCEV_TBTOADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_TBTOADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_TBTOADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_CBMADCEN_MASK    ((uint32_t) 0x00000200UL)
#define GPTM_ADCEV_R_CBMADCEN_BIT    (9UL)
#define GPTM_ADCEV_R_CBMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_CBMADCEN_ENA    ((uint32_t) 0x00000200UL)

#define GPTM_ADCEV_CBMADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_CBMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_CBMADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_CBEADCEN_MASK    ((uint32_t) 0x00000400UL)
#define GPTM_ADCEV_R_CBEADCEN_BIT    (10UL)
#define GPTM_ADCEV_R_CBEADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_CBEADCEN_ENA    ((uint32_t) 0x00000400UL)

#define GPTM_ADCEV_CBEADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_CBEADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_CBEADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPTM_ADCEV_R_TBMADCEN_MASK    ((uint32_t) 0x00000800UL)
#define GPTM_ADCEV_R_TBMADCEN_BIT    (11UL)
#define GPTM_ADCEV_R_TBMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_R_TBMADCEN_ENA    ((uint32_t) 0x00000800UL)

#define GPTM_ADCEV_TBMADCEN_MASK    ((uint32_t) 0x00000001UL)
#define GPTM_ADCEV_TBMADCEN_DIS    ((uint32_t) 0x00000000UL)
#define GPTM_ADCEV_TBMADCEN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_STANDARD_32_XHEADER_TIMER_REGISTERDEFINES_STANDARD_32_ADCEV_H_ */
