|MIC1
DATA_MEM_write_enable <= CPU:inst1.DATA_MEM_write_enable
CLOCK => CPU:inst1.CLOCK
CLOCK => inst2.IN0
LOADN => CPU:inst1.LOADN
PC[0] <= CPU:inst1.PC[0]
PC[1] <= CPU:inst1.PC[1]
PC[2] <= CPU:inst1.PC[2]
PC[3] <= CPU:inst1.PC[3]
PC[4] <= CPU:inst1.PC[4]
PC[5] <= CPU:inst1.PC[5]
PC[6] <= CPU:inst1.PC[6]
PC[7] <= CPU:inst1.PC[7]
PC[8] <= CPU:inst1.PC[8]
PC[9] <= CPU:inst1.PC[9]
PC[10] <= CPU:inst1.PC[10]
PC[11] <= CPU:inst1.PC[11]
PC[12] <= CPU:inst1.PC[12]
PC[13] <= CPU:inst1.PC[13]
PC[14] <= CPU:inst1.PC[14]
PC[15] <= CPU:inst1.PC[15]
PC[16] <= CPU:inst1.PC[16]
PC[17] <= CPU:inst1.PC[17]
PC[18] <= CPU:inst1.PC[18]
PC[19] <= CPU:inst1.PC[19]
PC[20] <= CPU:inst1.PC[20]
PC[21] <= CPU:inst1.PC[21]
PC[22] <= CPU:inst1.PC[22]
PC[23] <= CPU:inst1.PC[23]
PC[24] <= CPU:inst1.PC[24]
PC[25] <= CPU:inst1.PC[25]
PC[26] <= CPU:inst1.PC[26]
PC[27] <= CPU:inst1.PC[27]
PC[28] <= CPU:inst1.PC[28]
PC[29] <= CPU:inst1.PC[29]
PC[30] <= CPU:inst1.PC[30]
PC[31] <= CPU:inst1.PC[31]
DATA_MEM_ADDR[0] <= CPU:inst1.DATA_MEM_ADDR[0]
DATA_MEM_ADDR[1] <= CPU:inst1.DATA_MEM_ADDR[1]
DATA_MEM_ADDR[2] <= CPU:inst1.DATA_MEM_ADDR[2]
DATA_MEM_ADDR[3] <= CPU:inst1.DATA_MEM_ADDR[3]
DATA_MEM_ADDR[4] <= CPU:inst1.DATA_MEM_ADDR[4]
DATA_MEM_ADDR[5] <= CPU:inst1.DATA_MEM_ADDR[5]
DATA_MEM_ADDR[6] <= CPU:inst1.DATA_MEM_ADDR[6]
DATA_MEM_ADDR[7] <= CPU:inst1.DATA_MEM_ADDR[7]
DATA_MEM_ADDR[8] <= CPU:inst1.DATA_MEM_ADDR[8]
DATA_MEM_ADDR[9] <= CPU:inst1.DATA_MEM_ADDR[9]
DATA_MEM_ADDR[10] <= CPU:inst1.DATA_MEM_ADDR[10]
DATA_MEM_ADDR[11] <= CPU:inst1.DATA_MEM_ADDR[11]
DATA_MEM_ADDR[12] <= CPU:inst1.DATA_MEM_ADDR[12]
DATA_MEM_ADDR[13] <= CPU:inst1.DATA_MEM_ADDR[13]
DATA_MEM_ADDR[14] <= CPU:inst1.DATA_MEM_ADDR[14]
DATA_MEM_ADDR[15] <= CPU:inst1.DATA_MEM_ADDR[15]
DATA_MEM_ADDR[16] <= CPU:inst1.DATA_MEM_ADDR[16]
DATA_MEM_ADDR[17] <= CPU:inst1.DATA_MEM_ADDR[17]
DATA_MEM_ADDR[18] <= CPU:inst1.DATA_MEM_ADDR[18]
DATA_MEM_ADDR[19] <= CPU:inst1.DATA_MEM_ADDR[19]
DATA_MEM_ADDR[20] <= CPU:inst1.DATA_MEM_ADDR[20]
DATA_MEM_ADDR[21] <= CPU:inst1.DATA_MEM_ADDR[21]
DATA_MEM_ADDR[22] <= CPU:inst1.DATA_MEM_ADDR[22]
DATA_MEM_ADDR[23] <= CPU:inst1.DATA_MEM_ADDR[23]
DATA_MEM_ADDR[24] <= CPU:inst1.DATA_MEM_ADDR[24]
DATA_MEM_ADDR[25] <= CPU:inst1.DATA_MEM_ADDR[25]
DATA_MEM_ADDR[26] <= CPU:inst1.DATA_MEM_ADDR[26]
DATA_MEM_ADDR[27] <= CPU:inst1.DATA_MEM_ADDR[27]
DATA_MEM_ADDR[28] <= CPU:inst1.DATA_MEM_ADDR[28]
DATA_MEM_ADDR[29] <= CPU:inst1.DATA_MEM_ADDR[29]
DATA_MEM_ADDR[30] <= CPU:inst1.DATA_MEM_ADDR[30]
DATA_MEM_ADDR[31] <= CPU:inst1.DATA_MEM_ADDR[31]
C_BUS[0] <= CPU:inst1.C_BUS[0]
C_BUS[1] <= CPU:inst1.C_BUS[1]
C_BUS[2] <= CPU:inst1.C_BUS[2]
C_BUS[3] <= CPU:inst1.C_BUS[3]
C_BUS[4] <= CPU:inst1.C_BUS[4]
C_BUS[5] <= CPU:inst1.C_BUS[5]
C_BUS[6] <= CPU:inst1.C_BUS[6]
C_BUS[7] <= CPU:inst1.C_BUS[7]
C_BUS[8] <= CPU:inst1.C_BUS[8]
C_BUS[9] <= CPU:inst1.C_BUS[9]
C_BUS[10] <= CPU:inst1.C_BUS[10]
C_BUS[11] <= CPU:inst1.C_BUS[11]
C_BUS[12] <= CPU:inst1.C_BUS[12]
C_BUS[13] <= CPU:inst1.C_BUS[13]
C_BUS[14] <= CPU:inst1.C_BUS[14]
C_BUS[15] <= CPU:inst1.C_BUS[15]
C_BUS[16] <= CPU:inst1.C_BUS[16]
C_BUS[17] <= CPU:inst1.C_BUS[17]
C_BUS[18] <= CPU:inst1.C_BUS[18]
C_BUS[19] <= CPU:inst1.C_BUS[19]
C_BUS[20] <= CPU:inst1.C_BUS[20]
C_BUS[21] <= CPU:inst1.C_BUS[21]
C_BUS[22] <= CPU:inst1.C_BUS[22]
C_BUS[23] <= CPU:inst1.C_BUS[23]
C_BUS[24] <= CPU:inst1.C_BUS[24]
C_BUS[25] <= CPU:inst1.C_BUS[25]
C_BUS[26] <= CPU:inst1.C_BUS[26]
C_BUS[27] <= CPU:inst1.C_BUS[27]
C_BUS[28] <= CPU:inst1.C_BUS[28]
C_BUS[29] <= CPU:inst1.C_BUS[29]
C_BUS[30] <= CPU:inst1.C_BUS[30]
C_BUS[31] <= CPU:inst1.C_BUS[31]
DATA_MEM_OUT[0] <= CPU:inst1.DATA_MEM_OUT[0]
DATA_MEM_OUT[1] <= CPU:inst1.DATA_MEM_OUT[1]
DATA_MEM_OUT[2] <= CPU:inst1.DATA_MEM_OUT[2]
DATA_MEM_OUT[3] <= CPU:inst1.DATA_MEM_OUT[3]
DATA_MEM_OUT[4] <= CPU:inst1.DATA_MEM_OUT[4]
DATA_MEM_OUT[5] <= CPU:inst1.DATA_MEM_OUT[5]
DATA_MEM_OUT[6] <= CPU:inst1.DATA_MEM_OUT[6]
DATA_MEM_OUT[7] <= CPU:inst1.DATA_MEM_OUT[7]
DATA_MEM_OUT[8] <= CPU:inst1.DATA_MEM_OUT[8]
DATA_MEM_OUT[9] <= CPU:inst1.DATA_MEM_OUT[9]
DATA_MEM_OUT[10] <= CPU:inst1.DATA_MEM_OUT[10]
DATA_MEM_OUT[11] <= CPU:inst1.DATA_MEM_OUT[11]
DATA_MEM_OUT[12] <= CPU:inst1.DATA_MEM_OUT[12]
DATA_MEM_OUT[13] <= CPU:inst1.DATA_MEM_OUT[13]
DATA_MEM_OUT[14] <= CPU:inst1.DATA_MEM_OUT[14]
DATA_MEM_OUT[15] <= CPU:inst1.DATA_MEM_OUT[15]
DATA_MEM_OUT[16] <= CPU:inst1.DATA_MEM_OUT[16]
DATA_MEM_OUT[17] <= CPU:inst1.DATA_MEM_OUT[17]
DATA_MEM_OUT[18] <= CPU:inst1.DATA_MEM_OUT[18]
DATA_MEM_OUT[19] <= CPU:inst1.DATA_MEM_OUT[19]
DATA_MEM_OUT[20] <= CPU:inst1.DATA_MEM_OUT[20]
DATA_MEM_OUT[21] <= CPU:inst1.DATA_MEM_OUT[21]
DATA_MEM_OUT[22] <= CPU:inst1.DATA_MEM_OUT[22]
DATA_MEM_OUT[23] <= CPU:inst1.DATA_MEM_OUT[23]
DATA_MEM_OUT[24] <= CPU:inst1.DATA_MEM_OUT[24]
DATA_MEM_OUT[25] <= CPU:inst1.DATA_MEM_OUT[25]
DATA_MEM_OUT[26] <= CPU:inst1.DATA_MEM_OUT[26]
DATA_MEM_OUT[27] <= CPU:inst1.DATA_MEM_OUT[27]
DATA_MEM_OUT[28] <= CPU:inst1.DATA_MEM_OUT[28]
DATA_MEM_OUT[29] <= CPU:inst1.DATA_MEM_OUT[29]
DATA_MEM_OUT[30] <= CPU:inst1.DATA_MEM_OUT[30]
DATA_MEM_OUT[31] <= CPU:inst1.DATA_MEM_OUT[31]
MBR_OUT[0] <= CPU:inst1.MBR_OUT[0]
MBR_OUT[1] <= CPU:inst1.MBR_OUT[1]
MBR_OUT[2] <= CPU:inst1.MBR_OUT[2]
MBR_OUT[3] <= CPU:inst1.MBR_OUT[3]
MBR_OUT[4] <= CPU:inst1.MBR_OUT[4]
MBR_OUT[5] <= CPU:inst1.MBR_OUT[5]
MBR_OUT[6] <= CPU:inst1.MBR_OUT[6]
MBR_OUT[7] <= CPU:inst1.MBR_OUT[7]
MIR[0] <= CPU:inst1.MIR[0]
MIR[1] <= CPU:inst1.MIR[1]
MIR[2] <= CPU:inst1.MIR[2]
MIR[3] <= CPU:inst1.MIR[3]
MIR[4] <= CPU:inst1.MIR[4]
MIR[5] <= CPU:inst1.MIR[5]
MIR[6] <= CPU:inst1.MIR[6]
MIR[7] <= CPU:inst1.MIR[7]
MIR[8] <= CPU:inst1.MIR[8]
MIR[9] <= CPU:inst1.MIR[9]
MIR[10] <= CPU:inst1.MIR[10]
MIR[11] <= CPU:inst1.MIR[11]
MIR[12] <= CPU:inst1.MIR[12]
MIR[13] <= CPU:inst1.MIR[13]
MIR[14] <= CPU:inst1.MIR[14]
MIR[15] <= CPU:inst1.MIR[15]
MIR[16] <= CPU:inst1.MIR[16]
MIR[17] <= CPU:inst1.MIR[17]
MIR[18] <= CPU:inst1.MIR[18]
MIR[19] <= CPU:inst1.MIR[19]
MIR[20] <= CPU:inst1.MIR[20]
MIR[21] <= CPU:inst1.MIR[21]
MIR[22] <= CPU:inst1.MIR[22]
MIR[23] <= CPU:inst1.MIR[23]
MIR[24] <= CPU:inst1.MIR[24]
MIR[25] <= CPU:inst1.MIR[25]
MIR[26] <= CPU:inst1.MIR[26]
MIR[27] <= CPU:inst1.MIR[27]
MIR[28] <= CPU:inst1.MIR[28]
MIR[29] <= CPU:inst1.MIR[29]
MIR[30] <= CPU:inst1.MIR[30]
MIR[31] <= CPU:inst1.MIR[31]
MIR[32] <= CPU:inst1.MIR[32]
MIR[33] <= CPU:inst1.MIR[33]
MIR[34] <= CPU:inst1.MIR[34]
MIR[35] <= CPU:inst1.MIR[35]
MPC[0] <= CPU:inst1.MPC[0]
MPC[1] <= CPU:inst1.MPC[1]
MPC[2] <= CPU:inst1.MPC[2]
MPC[3] <= CPU:inst1.MPC[3]
MPC[4] <= CPU:inst1.MPC[4]
MPC[5] <= CPU:inst1.MPC[5]
MPC[6] <= CPU:inst1.MPC[6]
MPC[7] <= CPU:inst1.MPC[7]
MPC[8] <= CPU:inst1.MPC[8]


|MIC1|CPU:inst1
DATA_MEM_write_enable <= write_enable.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => DATAPATH:inst.CLOCK
CLOCK => CONTROL_UNIT:inst1.CLOCK
LOADN => DATAPATH:inst.LOAD
PROG_MEM_IN[0] => DATAPATH:inst.IN_MBR[0]
PROG_MEM_IN[1] => DATAPATH:inst.IN_MBR[1]
PROG_MEM_IN[2] => DATAPATH:inst.IN_MBR[2]
PROG_MEM_IN[3] => DATAPATH:inst.IN_MBR[3]
PROG_MEM_IN[4] => DATAPATH:inst.IN_MBR[4]
PROG_MEM_IN[5] => DATAPATH:inst.IN_MBR[5]
PROG_MEM_IN[6] => DATAPATH:inst.IN_MBR[6]
PROG_MEM_IN[7] => DATAPATH:inst.IN_MBR[7]
DATA_MEM_IN[0] => DATAPATH:inst.IN_MEM[0]
DATA_MEM_IN[1] => DATAPATH:inst.IN_MEM[1]
DATA_MEM_IN[2] => DATAPATH:inst.IN_MEM[2]
DATA_MEM_IN[3] => DATAPATH:inst.IN_MEM[3]
DATA_MEM_IN[4] => DATAPATH:inst.IN_MEM[4]
DATA_MEM_IN[5] => DATAPATH:inst.IN_MEM[5]
DATA_MEM_IN[6] => DATAPATH:inst.IN_MEM[6]
DATA_MEM_IN[7] => DATAPATH:inst.IN_MEM[7]
DATA_MEM_IN[8] => DATAPATH:inst.IN_MEM[8]
DATA_MEM_IN[9] => DATAPATH:inst.IN_MEM[9]
DATA_MEM_IN[10] => DATAPATH:inst.IN_MEM[10]
DATA_MEM_IN[11] => DATAPATH:inst.IN_MEM[11]
DATA_MEM_IN[12] => DATAPATH:inst.IN_MEM[12]
DATA_MEM_IN[13] => DATAPATH:inst.IN_MEM[13]
DATA_MEM_IN[14] => DATAPATH:inst.IN_MEM[14]
DATA_MEM_IN[15] => DATAPATH:inst.IN_MEM[15]
DATA_MEM_IN[16] => DATAPATH:inst.IN_MEM[16]
DATA_MEM_IN[17] => DATAPATH:inst.IN_MEM[17]
DATA_MEM_IN[18] => DATAPATH:inst.IN_MEM[18]
DATA_MEM_IN[19] => DATAPATH:inst.IN_MEM[19]
DATA_MEM_IN[20] => DATAPATH:inst.IN_MEM[20]
DATA_MEM_IN[21] => DATAPATH:inst.IN_MEM[21]
DATA_MEM_IN[22] => DATAPATH:inst.IN_MEM[22]
DATA_MEM_IN[23] => DATAPATH:inst.IN_MEM[23]
DATA_MEM_IN[24] => DATAPATH:inst.IN_MEM[24]
DATA_MEM_IN[25] => DATAPATH:inst.IN_MEM[25]
DATA_MEM_IN[26] => DATAPATH:inst.IN_MEM[26]
DATA_MEM_IN[27] => DATAPATH:inst.IN_MEM[27]
DATA_MEM_IN[28] => DATAPATH:inst.IN_MEM[28]
DATA_MEM_IN[29] => DATAPATH:inst.IN_MEM[29]
DATA_MEM_IN[30] => DATAPATH:inst.IN_MEM[30]
DATA_MEM_IN[31] => DATAPATH:inst.IN_MEM[31]
MIR[0] <= CONTROL_UNIT:inst1.MIR[0]
MIR[1] <= CONTROL_UNIT:inst1.MIR[1]
MIR[2] <= CONTROL_UNIT:inst1.MIR[2]
MIR[3] <= CONTROL_UNIT:inst1.MIR[3]
MIR[4] <= CONTROL_UNIT:inst1.MIR[4]
MIR[5] <= CONTROL_UNIT:inst1.MIR[5]
MIR[6] <= CONTROL_UNIT:inst1.MIR[6]
MIR[7] <= CONTROL_UNIT:inst1.MIR[7]
MIR[8] <= CONTROL_UNIT:inst1.MIR[8]
MIR[9] <= CONTROL_UNIT:inst1.MIR[9]
MIR[10] <= CONTROL_UNIT:inst1.MIR[10]
MIR[11] <= CONTROL_UNIT:inst1.MIR[11]
MIR[12] <= CONTROL_UNIT:inst1.MIR[12]
MIR[13] <= CONTROL_UNIT:inst1.MIR[13]
MIR[14] <= CONTROL_UNIT:inst1.MIR[14]
MIR[15] <= CONTROL_UNIT:inst1.MIR[15]
MIR[16] <= CONTROL_UNIT:inst1.MIR[16]
MIR[17] <= CONTROL_UNIT:inst1.MIR[17]
MIR[18] <= CONTROL_UNIT:inst1.MIR[18]
MIR[19] <= CONTROL_UNIT:inst1.MIR[19]
MIR[20] <= CONTROL_UNIT:inst1.MIR[20]
MIR[21] <= CONTROL_UNIT:inst1.MIR[21]
MIR[22] <= CONTROL_UNIT:inst1.MIR[22]
MIR[23] <= CONTROL_UNIT:inst1.MIR[23]
MIR[24] <= CONTROL_UNIT:inst1.MIR[24]
MIR[25] <= CONTROL_UNIT:inst1.MIR[25]
MIR[26] <= CONTROL_UNIT:inst1.MIR[26]
MIR[27] <= CONTROL_UNIT:inst1.MIR[27]
MIR[28] <= CONTROL_UNIT:inst1.MIR[28]
MIR[29] <= CONTROL_UNIT:inst1.MIR[29]
MIR[30] <= CONTROL_UNIT:inst1.MIR[30]
MIR[31] <= CONTROL_UNIT:inst1.MIR[31]
MIR[32] <= CONTROL_UNIT:inst1.MIR[32]
MIR[33] <= CONTROL_UNIT:inst1.MIR[33]
MIR[34] <= CONTROL_UNIT:inst1.MIR[34]
MIR[35] <= CONTROL_UNIT:inst1.MIR[35]
C_BUS[0] <= DATAPATH:inst.C[0]
C_BUS[1] <= DATAPATH:inst.C[1]
C_BUS[2] <= DATAPATH:inst.C[2]
C_BUS[3] <= DATAPATH:inst.C[3]
C_BUS[4] <= DATAPATH:inst.C[4]
C_BUS[5] <= DATAPATH:inst.C[5]
C_BUS[6] <= DATAPATH:inst.C[6]
C_BUS[7] <= DATAPATH:inst.C[7]
C_BUS[8] <= DATAPATH:inst.C[8]
C_BUS[9] <= DATAPATH:inst.C[9]
C_BUS[10] <= DATAPATH:inst.C[10]
C_BUS[11] <= DATAPATH:inst.C[11]
C_BUS[12] <= DATAPATH:inst.C[12]
C_BUS[13] <= DATAPATH:inst.C[13]
C_BUS[14] <= DATAPATH:inst.C[14]
C_BUS[15] <= DATAPATH:inst.C[15]
C_BUS[16] <= DATAPATH:inst.C[16]
C_BUS[17] <= DATAPATH:inst.C[17]
C_BUS[18] <= DATAPATH:inst.C[18]
C_BUS[19] <= DATAPATH:inst.C[19]
C_BUS[20] <= DATAPATH:inst.C[20]
C_BUS[21] <= DATAPATH:inst.C[21]
C_BUS[22] <= DATAPATH:inst.C[22]
C_BUS[23] <= DATAPATH:inst.C[23]
C_BUS[24] <= DATAPATH:inst.C[24]
C_BUS[25] <= DATAPATH:inst.C[25]
C_BUS[26] <= DATAPATH:inst.C[26]
C_BUS[27] <= DATAPATH:inst.C[27]
C_BUS[28] <= DATAPATH:inst.C[28]
C_BUS[29] <= DATAPATH:inst.C[29]
C_BUS[30] <= DATAPATH:inst.C[30]
C_BUS[31] <= DATAPATH:inst.C[31]
DATA_MEM_ADDR[0] <= DATAPATH:inst.ADDRESS[0]
DATA_MEM_ADDR[1] <= DATAPATH:inst.ADDRESS[1]
DATA_MEM_ADDR[2] <= DATAPATH:inst.ADDRESS[2]
DATA_MEM_ADDR[3] <= DATAPATH:inst.ADDRESS[3]
DATA_MEM_ADDR[4] <= DATAPATH:inst.ADDRESS[4]
DATA_MEM_ADDR[5] <= DATAPATH:inst.ADDRESS[5]
DATA_MEM_ADDR[6] <= DATAPATH:inst.ADDRESS[6]
DATA_MEM_ADDR[7] <= DATAPATH:inst.ADDRESS[7]
DATA_MEM_ADDR[8] <= DATAPATH:inst.ADDRESS[8]
DATA_MEM_ADDR[9] <= DATAPATH:inst.ADDRESS[9]
DATA_MEM_ADDR[10] <= DATAPATH:inst.ADDRESS[10]
DATA_MEM_ADDR[11] <= DATAPATH:inst.ADDRESS[11]
DATA_MEM_ADDR[12] <= DATAPATH:inst.ADDRESS[12]
DATA_MEM_ADDR[13] <= DATAPATH:inst.ADDRESS[13]
DATA_MEM_ADDR[14] <= DATAPATH:inst.ADDRESS[14]
DATA_MEM_ADDR[15] <= DATAPATH:inst.ADDRESS[15]
DATA_MEM_ADDR[16] <= DATAPATH:inst.ADDRESS[16]
DATA_MEM_ADDR[17] <= DATAPATH:inst.ADDRESS[17]
DATA_MEM_ADDR[18] <= DATAPATH:inst.ADDRESS[18]
DATA_MEM_ADDR[19] <= DATAPATH:inst.ADDRESS[19]
DATA_MEM_ADDR[20] <= DATAPATH:inst.ADDRESS[20]
DATA_MEM_ADDR[21] <= DATAPATH:inst.ADDRESS[21]
DATA_MEM_ADDR[22] <= DATAPATH:inst.ADDRESS[22]
DATA_MEM_ADDR[23] <= DATAPATH:inst.ADDRESS[23]
DATA_MEM_ADDR[24] <= DATAPATH:inst.ADDRESS[24]
DATA_MEM_ADDR[25] <= DATAPATH:inst.ADDRESS[25]
DATA_MEM_ADDR[26] <= DATAPATH:inst.ADDRESS[26]
DATA_MEM_ADDR[27] <= DATAPATH:inst.ADDRESS[27]
DATA_MEM_ADDR[28] <= DATAPATH:inst.ADDRESS[28]
DATA_MEM_ADDR[29] <= DATAPATH:inst.ADDRESS[29]
DATA_MEM_ADDR[30] <= DATAPATH:inst.ADDRESS[30]
DATA_MEM_ADDR[31] <= DATAPATH:inst.ADDRESS[31]
DATA_MEM_OUT[0] <= DATAPATH:inst.OUT_MEM[0]
DATA_MEM_OUT[1] <= DATAPATH:inst.OUT_MEM[1]
DATA_MEM_OUT[2] <= DATAPATH:inst.OUT_MEM[2]
DATA_MEM_OUT[3] <= DATAPATH:inst.OUT_MEM[3]
DATA_MEM_OUT[4] <= DATAPATH:inst.OUT_MEM[4]
DATA_MEM_OUT[5] <= DATAPATH:inst.OUT_MEM[5]
DATA_MEM_OUT[6] <= DATAPATH:inst.OUT_MEM[6]
DATA_MEM_OUT[7] <= DATAPATH:inst.OUT_MEM[7]
DATA_MEM_OUT[8] <= DATAPATH:inst.OUT_MEM[8]
DATA_MEM_OUT[9] <= DATAPATH:inst.OUT_MEM[9]
DATA_MEM_OUT[10] <= DATAPATH:inst.OUT_MEM[10]
DATA_MEM_OUT[11] <= DATAPATH:inst.OUT_MEM[11]
DATA_MEM_OUT[12] <= DATAPATH:inst.OUT_MEM[12]
DATA_MEM_OUT[13] <= DATAPATH:inst.OUT_MEM[13]
DATA_MEM_OUT[14] <= DATAPATH:inst.OUT_MEM[14]
DATA_MEM_OUT[15] <= DATAPATH:inst.OUT_MEM[15]
DATA_MEM_OUT[16] <= DATAPATH:inst.OUT_MEM[16]
DATA_MEM_OUT[17] <= DATAPATH:inst.OUT_MEM[17]
DATA_MEM_OUT[18] <= DATAPATH:inst.OUT_MEM[18]
DATA_MEM_OUT[19] <= DATAPATH:inst.OUT_MEM[19]
DATA_MEM_OUT[20] <= DATAPATH:inst.OUT_MEM[20]
DATA_MEM_OUT[21] <= DATAPATH:inst.OUT_MEM[21]
DATA_MEM_OUT[22] <= DATAPATH:inst.OUT_MEM[22]
DATA_MEM_OUT[23] <= DATAPATH:inst.OUT_MEM[23]
DATA_MEM_OUT[24] <= DATAPATH:inst.OUT_MEM[24]
DATA_MEM_OUT[25] <= DATAPATH:inst.OUT_MEM[25]
DATA_MEM_OUT[26] <= DATAPATH:inst.OUT_MEM[26]
DATA_MEM_OUT[27] <= DATAPATH:inst.OUT_MEM[27]
DATA_MEM_OUT[28] <= DATAPATH:inst.OUT_MEM[28]
DATA_MEM_OUT[29] <= DATAPATH:inst.OUT_MEM[29]
DATA_MEM_OUT[30] <= DATAPATH:inst.OUT_MEM[30]
DATA_MEM_OUT[31] <= DATAPATH:inst.OUT_MEM[31]
MBR_OUT[0] <= DATAPATH:inst.OUT_MBR[0]
MBR_OUT[1] <= DATAPATH:inst.OUT_MBR[1]
MBR_OUT[2] <= DATAPATH:inst.OUT_MBR[2]
MBR_OUT[3] <= DATAPATH:inst.OUT_MBR[3]
MBR_OUT[4] <= DATAPATH:inst.OUT_MBR[4]
MBR_OUT[5] <= DATAPATH:inst.OUT_MBR[5]
MBR_OUT[6] <= DATAPATH:inst.OUT_MBR[6]
MBR_OUT[7] <= DATAPATH:inst.OUT_MBR[7]
MPC[0] <= CONTROL_UNIT:inst1.MPC[0]
MPC[1] <= CONTROL_UNIT:inst1.MPC[1]
MPC[2] <= CONTROL_UNIT:inst1.MPC[2]
MPC[3] <= CONTROL_UNIT:inst1.MPC[3]
MPC[4] <= CONTROL_UNIT:inst1.MPC[4]
MPC[5] <= CONTROL_UNIT:inst1.MPC[5]
MPC[6] <= CONTROL_UNIT:inst1.MPC[6]
MPC[7] <= CONTROL_UNIT:inst1.MPC[7]
MPC[8] <= CONTROL_UNIT:inst1.MPC[8]
PC[0] <= DATAPATH:inst.PC[0]
PC[1] <= DATAPATH:inst.PC[1]
PC[2] <= DATAPATH:inst.PC[2]
PC[3] <= DATAPATH:inst.PC[3]
PC[4] <= DATAPATH:inst.PC[4]
PC[5] <= DATAPATH:inst.PC[5]
PC[6] <= DATAPATH:inst.PC[6]
PC[7] <= DATAPATH:inst.PC[7]
PC[8] <= DATAPATH:inst.PC[8]
PC[9] <= DATAPATH:inst.PC[9]
PC[10] <= DATAPATH:inst.PC[10]
PC[11] <= DATAPATH:inst.PC[11]
PC[12] <= DATAPATH:inst.PC[12]
PC[13] <= DATAPATH:inst.PC[13]
PC[14] <= DATAPATH:inst.PC[14]
PC[15] <= DATAPATH:inst.PC[15]
PC[16] <= DATAPATH:inst.PC[16]
PC[17] <= DATAPATH:inst.PC[17]
PC[18] <= DATAPATH:inst.PC[18]
PC[19] <= DATAPATH:inst.PC[19]
PC[20] <= DATAPATH:inst.PC[20]
PC[21] <= DATAPATH:inst.PC[21]
PC[22] <= DATAPATH:inst.PC[22]
PC[23] <= DATAPATH:inst.PC[23]
PC[24] <= DATAPATH:inst.PC[24]
PC[25] <= DATAPATH:inst.PC[25]
PC[26] <= DATAPATH:inst.PC[26]
PC[27] <= DATAPATH:inst.PC[27]
PC[28] <= DATAPATH:inst.PC[28]
PC[29] <= DATAPATH:inst.PC[29]
PC[30] <= DATAPATH:inst.PC[30]
PC[31] <= DATAPATH:inst.PC[31]


|MIC1|CPU:inst1|CONTROL_UNIT:inst1
WRITE_ENABLE <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst19.IN0
CLOCK => MPC_GENERATOR:inst.CLOCK
CLOCK => inst2[7].CLK
CLOCK => inst2[6].CLK
CLOCK => inst2[5].CLK
CLOCK => inst2[4].CLK
CLOCK => inst2[3].CLK
CLOCK => inst2[2].CLK
CLOCK => inst2[1].CLK
CLOCK => inst2[0].CLK
MIR[0] <= CONTROL_STORE:inst8.q[0]
MIR[1] <= CONTROL_STORE:inst8.q[1]
MIR[2] <= CONTROL_STORE:inst8.q[2]
MIR[3] <= CONTROL_STORE:inst8.q[3]
MIR[4] <= CONTROL_STORE:inst8.q[4]
MIR[5] <= CONTROL_STORE:inst8.q[5]
MIR[6] <= CONTROL_STORE:inst8.q[6]
MIR[7] <= CONTROL_STORE:inst8.q[7]
MIR[8] <= CONTROL_STORE:inst8.q[8]
MIR[9] <= CONTROL_STORE:inst8.q[9]
MIR[10] <= CONTROL_STORE:inst8.q[10]
MIR[11] <= CONTROL_STORE:inst8.q[11]
MIR[12] <= CONTROL_STORE:inst8.q[12]
MIR[13] <= CONTROL_STORE:inst8.q[13]
MIR[14] <= CONTROL_STORE:inst8.q[14]
MIR[15] <= CONTROL_STORE:inst8.q[15]
MIR[16] <= CONTROL_STORE:inst8.q[16]
MIR[17] <= CONTROL_STORE:inst8.q[17]
MIR[18] <= CONTROL_STORE:inst8.q[18]
MIR[19] <= CONTROL_STORE:inst8.q[19]
MIR[20] <= CONTROL_STORE:inst8.q[20]
MIR[21] <= CONTROL_STORE:inst8.q[21]
MIR[22] <= CONTROL_STORE:inst8.q[22]
MIR[23] <= CONTROL_STORE:inst8.q[23]
MIR[24] <= CONTROL_STORE:inst8.q[24]
MIR[25] <= CONTROL_STORE:inst8.q[25]
MIR[26] <= CONTROL_STORE:inst8.q[26]
MIR[27] <= CONTROL_STORE:inst8.q[27]
MIR[28] <= CONTROL_STORE:inst8.q[28]
MIR[29] <= CONTROL_STORE:inst8.q[29]
MIR[30] <= CONTROL_STORE:inst8.q[30]
MIR[31] <= CONTROL_STORE:inst8.q[31]
MIR[32] <= CONTROL_STORE:inst8.q[32]
MIR[33] <= CONTROL_STORE:inst8.q[33]
MIR[34] <= CONTROL_STORE:inst8.q[34]
MIR[35] <= CONTROL_STORE:inst8.q[35]
MPC[0] <= MPC_GENERATOR:inst.MPC[0]
MPC[1] <= MPC_GENERATOR:inst.MPC[1]
MPC[2] <= MPC_GENERATOR:inst.MPC[2]
MPC[3] <= MPC_GENERATOR:inst.MPC[3]
MPC[4] <= MPC_GENERATOR:inst.MPC[4]
MPC[5] <= MPC_GENERATOR:inst.MPC[5]
MPC[6] <= MPC_GENERATOR:inst.MPC[6]
MPC[7] <= MPC_GENERATOR:inst.MPC[7]
MPC[8] <= MPC_GENERATOR:inst.MPC[8]
N => MPC_GENERATOR:inst.N
Z => MPC_GENERATOR:inst.Z
MBR_IN[0] => inst2[0].DATAIN
MBR_IN[1] => inst2[1].DATAIN
MBR_IN[2] => inst2[2].DATAIN
MBR_IN[3] => inst2[3].DATAIN
MBR_IN[4] => inst2[4].DATAIN
MBR_IN[5] => inst2[5].DATAIN
MBR_IN[6] => inst2[6].DATAIN
MBR_IN[7] => inst2[7].DATAIN


|MIC1|CPU:inst1|CONTROL_UNIT:inst1|CONTROL_STORE:inst8
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]


|MIC1|CPU:inst1|CONTROL_UNIT:inst1|CONTROL_STORE:inst8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_n6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_n6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_n6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_n6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_n6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_n6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_n6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_n6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n6a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_n6a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_n6a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_n6a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_n6a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_n6a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_n6a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_n6a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_n6a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_n6a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_n6a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_n6a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_n6a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_n6a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_n6a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_n6a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_n6a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_n6a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_n6a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_n6a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_n6a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_n6a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_n6a1:auto_generated.q_a[29]
q_a[30] <= altsyncram_n6a1:auto_generated.q_a[30]
q_a[31] <= altsyncram_n6a1:auto_generated.q_a[31]
q_a[32] <= altsyncram_n6a1:auto_generated.q_a[32]
q_a[33] <= altsyncram_n6a1:auto_generated.q_a[33]
q_a[34] <= altsyncram_n6a1:auto_generated.q_a[34]
q_a[35] <= altsyncram_n6a1:auto_generated.q_a[35]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIC1|CPU:inst1|CONTROL_UNIT:inst1|CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_n6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT


|MIC1|CPU:inst1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst
MPC[0] <= inst12[0].DB_MAX_OUTPUT_PORT_TYPE
MPC[1] <= inst12[1].DB_MAX_OUTPUT_PORT_TYPE
MPC[2] <= inst12[2].DB_MAX_OUTPUT_PORT_TYPE
MPC[3] <= inst12[3].DB_MAX_OUTPUT_PORT_TYPE
MPC[4] <= inst12[4].DB_MAX_OUTPUT_PORT_TYPE
MPC[5] <= inst12[5].DB_MAX_OUTPUT_PORT_TYPE
MPC[6] <= inst12[6].DB_MAX_OUTPUT_PORT_TYPE
MPC[7] <= inst12[7].DB_MAX_OUTPUT_PORT_TYPE
MPC[8] <= inst.DB_MAX_OUTPUT_PORT_TYPE
NEXT_ADDRESS[0] => inst12[0].IN0
NEXT_ADDRESS[1] => inst12[1].IN0
NEXT_ADDRESS[2] => inst12[2].IN0
NEXT_ADDRESS[3] => inst12[3].IN0
NEXT_ADDRESS[4] => inst12[4].IN0
NEXT_ADDRESS[5] => inst12[5].IN0
NEXT_ADDRESS[6] => inst12[6].IN0
NEXT_ADDRESS[7] => inst12[7].IN0
NEXT_ADDRESS[8] => inst.IN0
JAM[0] => inst11.IN0
JAM[1] => inst10.IN0
JAM[2] => inst9[7].IN0
JAM[2] => inst9[6].IN0
JAM[2] => inst9[5].IN0
JAM[2] => inst9[4].IN0
JAM[2] => inst9[3].IN0
JAM[2] => inst9[2].IN0
JAM[2] => inst9[1].IN0
JAM[2] => inst9[0].IN0
CLOCK => inst8.CLK
CLOCK => inst1.CLK
Z => inst8.DATAIN
N => inst1.DATAIN
MBR_IN[0] => inst9[0].IN1
MBR_IN[1] => inst9[1].IN1
MBR_IN[2] => inst9[2].IN1
MBR_IN[3] => inst9[3].IN1
MBR_IN[4] => inst9[4].IN1
MBR_IN[5] => inst9[5].IN1
MBR_IN[6] => inst9[6].IN1
MBR_IN[7] => inst9[7].IN1


|MIC1|CPU:inst1|DATAPATH:inst
N <= SHIFTER:inst1.N
CLOCK => BANK_REGS:inst2.CLOCK
LOAD => BANK_REGS:inst2.LOAD
IN_MBR[0] => BANK_REGS:inst2.MBR_IN[0]
IN_MBR[1] => BANK_REGS:inst2.MBR_IN[1]
IN_MBR[2] => BANK_REGS:inst2.MBR_IN[2]
IN_MBR[3] => BANK_REGS:inst2.MBR_IN[3]
IN_MBR[4] => BANK_REGS:inst2.MBR_IN[4]
IN_MBR[5] => BANK_REGS:inst2.MBR_IN[5]
IN_MBR[6] => BANK_REGS:inst2.MBR_IN[6]
IN_MBR[7] => BANK_REGS:inst2.MBR_IN[7]
IN_MEM[0] => BANK_REGS:inst2.MDR_IN[0]
IN_MEM[1] => BANK_REGS:inst2.MDR_IN[1]
IN_MEM[2] => BANK_REGS:inst2.MDR_IN[2]
IN_MEM[3] => BANK_REGS:inst2.MDR_IN[3]
IN_MEM[4] => BANK_REGS:inst2.MDR_IN[4]
IN_MEM[5] => BANK_REGS:inst2.MDR_IN[5]
IN_MEM[6] => BANK_REGS:inst2.MDR_IN[6]
IN_MEM[7] => BANK_REGS:inst2.MDR_IN[7]
IN_MEM[8] => BANK_REGS:inst2.MDR_IN[8]
IN_MEM[9] => BANK_REGS:inst2.MDR_IN[9]
IN_MEM[10] => BANK_REGS:inst2.MDR_IN[10]
IN_MEM[11] => BANK_REGS:inst2.MDR_IN[11]
IN_MEM[12] => BANK_REGS:inst2.MDR_IN[12]
IN_MEM[13] => BANK_REGS:inst2.MDR_IN[13]
IN_MEM[14] => BANK_REGS:inst2.MDR_IN[14]
IN_MEM[15] => BANK_REGS:inst2.MDR_IN[15]
IN_MEM[16] => BANK_REGS:inst2.MDR_IN[16]
IN_MEM[17] => BANK_REGS:inst2.MDR_IN[17]
IN_MEM[18] => BANK_REGS:inst2.MDR_IN[18]
IN_MEM[19] => BANK_REGS:inst2.MDR_IN[19]
IN_MEM[20] => BANK_REGS:inst2.MDR_IN[20]
IN_MEM[21] => BANK_REGS:inst2.MDR_IN[21]
IN_MEM[22] => BANK_REGS:inst2.MDR_IN[22]
IN_MEM[23] => BANK_REGS:inst2.MDR_IN[23]
IN_MEM[24] => BANK_REGS:inst2.MDR_IN[24]
IN_MEM[25] => BANK_REGS:inst2.MDR_IN[25]
IN_MEM[26] => BANK_REGS:inst2.MDR_IN[26]
IN_MEM[27] => BANK_REGS:inst2.MDR_IN[27]
IN_MEM[28] => BANK_REGS:inst2.MDR_IN[28]
IN_MEM[29] => BANK_REGS:inst2.MDR_IN[29]
IN_MEM[30] => BANK_REGS:inst2.MDR_IN[30]
IN_MEM[31] => BANK_REGS:inst2.MDR_IN[31]
MIR[0] => BANK_REGS:inst2.MIR[0]
MIR[0] => ULA_32bit:inst.MIR[0]
MIR[0] => SHIFTER:inst1.MIR[0]
MIR[1] => BANK_REGS:inst2.MIR[1]
MIR[1] => ULA_32bit:inst.MIR[1]
MIR[1] => SHIFTER:inst1.MIR[1]
MIR[2] => BANK_REGS:inst2.MIR[2]
MIR[2] => ULA_32bit:inst.MIR[2]
MIR[2] => SHIFTER:inst1.MIR[2]
MIR[3] => BANK_REGS:inst2.MIR[3]
MIR[3] => ULA_32bit:inst.MIR[3]
MIR[3] => SHIFTER:inst1.MIR[3]
MIR[4] => BANK_REGS:inst2.MIR[4]
MIR[4] => ULA_32bit:inst.MIR[4]
MIR[4] => SHIFTER:inst1.MIR[4]
MIR[5] => BANK_REGS:inst2.MIR[5]
MIR[5] => ULA_32bit:inst.MIR[5]
MIR[5] => SHIFTER:inst1.MIR[5]
MIR[6] => BANK_REGS:inst2.MIR[6]
MIR[6] => ULA_32bit:inst.MIR[6]
MIR[6] => SHIFTER:inst1.MIR[6]
MIR[7] => BANK_REGS:inst2.MIR[7]
MIR[7] => ULA_32bit:inst.MIR[7]
MIR[7] => SHIFTER:inst1.MIR[7]
MIR[8] => BANK_REGS:inst2.MIR[8]
MIR[8] => ULA_32bit:inst.MIR[8]
MIR[8] => SHIFTER:inst1.MIR[8]
MIR[9] => BANK_REGS:inst2.MIR[9]
MIR[9] => ULA_32bit:inst.MIR[9]
MIR[9] => SHIFTER:inst1.MIR[9]
MIR[10] => BANK_REGS:inst2.MIR[10]
MIR[10] => ULA_32bit:inst.MIR[10]
MIR[10] => SHIFTER:inst1.MIR[10]
MIR[11] => BANK_REGS:inst2.MIR[11]
MIR[11] => ULA_32bit:inst.MIR[11]
MIR[11] => SHIFTER:inst1.MIR[11]
MIR[12] => BANK_REGS:inst2.MIR[12]
MIR[12] => ULA_32bit:inst.MIR[12]
MIR[12] => SHIFTER:inst1.MIR[12]
MIR[13] => BANK_REGS:inst2.MIR[13]
MIR[13] => ULA_32bit:inst.MIR[13]
MIR[13] => SHIFTER:inst1.MIR[13]
MIR[14] => BANK_REGS:inst2.MIR[14]
MIR[14] => ULA_32bit:inst.MIR[14]
MIR[14] => SHIFTER:inst1.MIR[14]
MIR[15] => BANK_REGS:inst2.MIR[15]
MIR[15] => ULA_32bit:inst.MIR[15]
MIR[15] => SHIFTER:inst1.MIR[15]
MIR[16] => BANK_REGS:inst2.MIR[16]
MIR[16] => ULA_32bit:inst.MIR[16]
MIR[16] => SHIFTER:inst1.MIR[16]
MIR[17] => BANK_REGS:inst2.MIR[17]
MIR[17] => ULA_32bit:inst.MIR[17]
MIR[17] => SHIFTER:inst1.MIR[17]
MIR[18] => BANK_REGS:inst2.MIR[18]
MIR[18] => ULA_32bit:inst.MIR[18]
MIR[18] => SHIFTER:inst1.MIR[18]
MIR[19] => BANK_REGS:inst2.MIR[19]
MIR[19] => ULA_32bit:inst.MIR[19]
MIR[19] => SHIFTER:inst1.MIR[19]
MIR[20] => BANK_REGS:inst2.MIR[20]
MIR[20] => ULA_32bit:inst.MIR[20]
MIR[20] => SHIFTER:inst1.MIR[20]
MIR[21] => BANK_REGS:inst2.MIR[21]
MIR[21] => ULA_32bit:inst.MIR[21]
MIR[21] => SHIFTER:inst1.MIR[21]
MIR[22] => BANK_REGS:inst2.MIR[22]
MIR[22] => ULA_32bit:inst.MIR[22]
MIR[22] => SHIFTER:inst1.MIR[22]
MIR[23] => BANK_REGS:inst2.MIR[23]
MIR[23] => ULA_32bit:inst.MIR[23]
MIR[23] => SHIFTER:inst1.MIR[23]
MIR[24] => BANK_REGS:inst2.MIR[24]
MIR[24] => ULA_32bit:inst.MIR[24]
MIR[24] => SHIFTER:inst1.MIR[24]
MIR[25] => BANK_REGS:inst2.MIR[25]
MIR[25] => ULA_32bit:inst.MIR[25]
MIR[25] => SHIFTER:inst1.MIR[25]
MIR[26] => BANK_REGS:inst2.MIR[26]
MIR[26] => ULA_32bit:inst.MIR[26]
MIR[26] => SHIFTER:inst1.MIR[26]
MIR[27] => BANK_REGS:inst2.MIR[27]
MIR[27] => ULA_32bit:inst.MIR[27]
MIR[27] => SHIFTER:inst1.MIR[27]
MIR[28] => BANK_REGS:inst2.MIR[28]
MIR[28] => ULA_32bit:inst.MIR[28]
MIR[28] => SHIFTER:inst1.MIR[28]
MIR[29] => BANK_REGS:inst2.MIR[29]
MIR[29] => ULA_32bit:inst.MIR[29]
MIR[29] => SHIFTER:inst1.MIR[29]
MIR[30] => BANK_REGS:inst2.MIR[30]
MIR[30] => ULA_32bit:inst.MIR[30]
MIR[30] => SHIFTER:inst1.MIR[30]
MIR[31] => BANK_REGS:inst2.MIR[31]
MIR[31] => ULA_32bit:inst.MIR[31]
MIR[31] => SHIFTER:inst1.MIR[31]
MIR[32] => BANK_REGS:inst2.MIR[32]
MIR[32] => ULA_32bit:inst.MIR[32]
MIR[32] => SHIFTER:inst1.MIR[32]
MIR[33] => BANK_REGS:inst2.MIR[33]
MIR[33] => ULA_32bit:inst.MIR[33]
MIR[33] => SHIFTER:inst1.MIR[33]
MIR[34] => BANK_REGS:inst2.MIR[34]
MIR[34] => ULA_32bit:inst.MIR[34]
MIR[34] => SHIFTER:inst1.MIR[34]
MIR[35] => BANK_REGS:inst2.MIR[35]
MIR[35] => ULA_32bit:inst.MIR[35]
MIR[35] => SHIFTER:inst1.MIR[35]
Z <= SHIFTER:inst1.Z
A[0] <= BANK_REGS:inst2.OUT_A[0]
A[1] <= BANK_REGS:inst2.OUT_A[1]
A[2] <= BANK_REGS:inst2.OUT_A[2]
A[3] <= BANK_REGS:inst2.OUT_A[3]
A[4] <= BANK_REGS:inst2.OUT_A[4]
A[5] <= BANK_REGS:inst2.OUT_A[5]
A[6] <= BANK_REGS:inst2.OUT_A[6]
A[7] <= BANK_REGS:inst2.OUT_A[7]
A[8] <= BANK_REGS:inst2.OUT_A[8]
A[9] <= BANK_REGS:inst2.OUT_A[9]
A[10] <= BANK_REGS:inst2.OUT_A[10]
A[11] <= BANK_REGS:inst2.OUT_A[11]
A[12] <= BANK_REGS:inst2.OUT_A[12]
A[13] <= BANK_REGS:inst2.OUT_A[13]
A[14] <= BANK_REGS:inst2.OUT_A[14]
A[15] <= BANK_REGS:inst2.OUT_A[15]
A[16] <= BANK_REGS:inst2.OUT_A[16]
A[17] <= BANK_REGS:inst2.OUT_A[17]
A[18] <= BANK_REGS:inst2.OUT_A[18]
A[19] <= BANK_REGS:inst2.OUT_A[19]
A[20] <= BANK_REGS:inst2.OUT_A[20]
A[21] <= BANK_REGS:inst2.OUT_A[21]
A[22] <= BANK_REGS:inst2.OUT_A[22]
A[23] <= BANK_REGS:inst2.OUT_A[23]
A[24] <= BANK_REGS:inst2.OUT_A[24]
A[25] <= BANK_REGS:inst2.OUT_A[25]
A[26] <= BANK_REGS:inst2.OUT_A[26]
A[27] <= BANK_REGS:inst2.OUT_A[27]
A[28] <= BANK_REGS:inst2.OUT_A[28]
A[29] <= BANK_REGS:inst2.OUT_A[29]
A[30] <= BANK_REGS:inst2.OUT_A[30]
A[31] <= BANK_REGS:inst2.OUT_A[31]
ADDRESS[0] <= BANK_REGS:inst2.MAR[0]
ADDRESS[1] <= BANK_REGS:inst2.MAR[1]
ADDRESS[2] <= BANK_REGS:inst2.MAR[2]
ADDRESS[3] <= BANK_REGS:inst2.MAR[3]
ADDRESS[4] <= BANK_REGS:inst2.MAR[4]
ADDRESS[5] <= BANK_REGS:inst2.MAR[5]
ADDRESS[6] <= BANK_REGS:inst2.MAR[6]
ADDRESS[7] <= BANK_REGS:inst2.MAR[7]
ADDRESS[8] <= BANK_REGS:inst2.MAR[8]
ADDRESS[9] <= BANK_REGS:inst2.MAR[9]
ADDRESS[10] <= BANK_REGS:inst2.MAR[10]
ADDRESS[11] <= BANK_REGS:inst2.MAR[11]
ADDRESS[12] <= BANK_REGS:inst2.MAR[12]
ADDRESS[13] <= BANK_REGS:inst2.MAR[13]
ADDRESS[14] <= BANK_REGS:inst2.MAR[14]
ADDRESS[15] <= BANK_REGS:inst2.MAR[15]
ADDRESS[16] <= BANK_REGS:inst2.MAR[16]
ADDRESS[17] <= BANK_REGS:inst2.MAR[17]
ADDRESS[18] <= BANK_REGS:inst2.MAR[18]
ADDRESS[19] <= BANK_REGS:inst2.MAR[19]
ADDRESS[20] <= BANK_REGS:inst2.MAR[20]
ADDRESS[21] <= BANK_REGS:inst2.MAR[21]
ADDRESS[22] <= BANK_REGS:inst2.MAR[22]
ADDRESS[23] <= BANK_REGS:inst2.MAR[23]
ADDRESS[24] <= BANK_REGS:inst2.MAR[24]
ADDRESS[25] <= BANK_REGS:inst2.MAR[25]
ADDRESS[26] <= BANK_REGS:inst2.MAR[26]
ADDRESS[27] <= BANK_REGS:inst2.MAR[27]
ADDRESS[28] <= BANK_REGS:inst2.MAR[28]
ADDRESS[29] <= BANK_REGS:inst2.MAR[29]
ADDRESS[30] <= BANK_REGS:inst2.MAR[30]
ADDRESS[31] <= BANK_REGS:inst2.MAR[31]
B[0] <= BANK_REGS:inst2.OUT_B[0]
B[1] <= BANK_REGS:inst2.OUT_B[1]
B[2] <= BANK_REGS:inst2.OUT_B[2]
B[3] <= BANK_REGS:inst2.OUT_B[3]
B[4] <= BANK_REGS:inst2.OUT_B[4]
B[5] <= BANK_REGS:inst2.OUT_B[5]
B[6] <= BANK_REGS:inst2.OUT_B[6]
B[7] <= BANK_REGS:inst2.OUT_B[7]
B[8] <= BANK_REGS:inst2.OUT_B[8]
B[9] <= BANK_REGS:inst2.OUT_B[9]
B[10] <= BANK_REGS:inst2.OUT_B[10]
B[11] <= BANK_REGS:inst2.OUT_B[11]
B[12] <= BANK_REGS:inst2.OUT_B[12]
B[13] <= BANK_REGS:inst2.OUT_B[13]
B[14] <= BANK_REGS:inst2.OUT_B[14]
B[15] <= BANK_REGS:inst2.OUT_B[15]
B[16] <= BANK_REGS:inst2.OUT_B[16]
B[17] <= BANK_REGS:inst2.OUT_B[17]
B[18] <= BANK_REGS:inst2.OUT_B[18]
B[19] <= BANK_REGS:inst2.OUT_B[19]
B[20] <= BANK_REGS:inst2.OUT_B[20]
B[21] <= BANK_REGS:inst2.OUT_B[21]
B[22] <= BANK_REGS:inst2.OUT_B[22]
B[23] <= BANK_REGS:inst2.OUT_B[23]
B[24] <= BANK_REGS:inst2.OUT_B[24]
B[25] <= BANK_REGS:inst2.OUT_B[25]
B[26] <= BANK_REGS:inst2.OUT_B[26]
B[27] <= BANK_REGS:inst2.OUT_B[27]
B[28] <= BANK_REGS:inst2.OUT_B[28]
B[29] <= BANK_REGS:inst2.OUT_B[29]
B[30] <= BANK_REGS:inst2.OUT_B[30]
B[31] <= BANK_REGS:inst2.OUT_B[31]
C[0] <= SHIFTER:inst1.OUTPUT[0]
C[1] <= SHIFTER:inst1.OUTPUT[1]
C[2] <= SHIFTER:inst1.OUTPUT[2]
C[3] <= SHIFTER:inst1.OUTPUT[3]
C[4] <= SHIFTER:inst1.OUTPUT[4]
C[5] <= SHIFTER:inst1.OUTPUT[5]
C[6] <= SHIFTER:inst1.OUTPUT[6]
C[7] <= SHIFTER:inst1.OUTPUT[7]
C[8] <= SHIFTER:inst1.OUTPUT[8]
C[9] <= SHIFTER:inst1.OUTPUT[9]
C[10] <= SHIFTER:inst1.OUTPUT[10]
C[11] <= SHIFTER:inst1.OUTPUT[11]
C[12] <= SHIFTER:inst1.OUTPUT[12]
C[13] <= SHIFTER:inst1.OUTPUT[13]
C[14] <= SHIFTER:inst1.OUTPUT[14]
C[15] <= SHIFTER:inst1.OUTPUT[15]
C[16] <= SHIFTER:inst1.OUTPUT[16]
C[17] <= SHIFTER:inst1.OUTPUT[17]
C[18] <= SHIFTER:inst1.OUTPUT[18]
C[19] <= SHIFTER:inst1.OUTPUT[19]
C[20] <= SHIFTER:inst1.OUTPUT[20]
C[21] <= SHIFTER:inst1.OUTPUT[21]
C[22] <= SHIFTER:inst1.OUTPUT[22]
C[23] <= SHIFTER:inst1.OUTPUT[23]
C[24] <= SHIFTER:inst1.OUTPUT[24]
C[25] <= SHIFTER:inst1.OUTPUT[25]
C[26] <= SHIFTER:inst1.OUTPUT[26]
C[27] <= SHIFTER:inst1.OUTPUT[27]
C[28] <= SHIFTER:inst1.OUTPUT[28]
C[29] <= SHIFTER:inst1.OUTPUT[29]
C[30] <= SHIFTER:inst1.OUTPUT[30]
C[31] <= SHIFTER:inst1.OUTPUT[31]
OUT_MBR[0] <= BANK_REGS:inst2.MBR_OUT[0]
OUT_MBR[1] <= BANK_REGS:inst2.MBR_OUT[1]
OUT_MBR[2] <= BANK_REGS:inst2.MBR_OUT[2]
OUT_MBR[3] <= BANK_REGS:inst2.MBR_OUT[3]
OUT_MBR[4] <= BANK_REGS:inst2.MBR_OUT[4]
OUT_MBR[5] <= BANK_REGS:inst2.MBR_OUT[5]
OUT_MBR[6] <= BANK_REGS:inst2.MBR_OUT[6]
OUT_MBR[7] <= BANK_REGS:inst2.MBR_OUT[7]
OUT_MEM[0] <= BANK_REGS:inst2.MDR_OUT[0]
OUT_MEM[1] <= BANK_REGS:inst2.MDR_OUT[1]
OUT_MEM[2] <= BANK_REGS:inst2.MDR_OUT[2]
OUT_MEM[3] <= BANK_REGS:inst2.MDR_OUT[3]
OUT_MEM[4] <= BANK_REGS:inst2.MDR_OUT[4]
OUT_MEM[5] <= BANK_REGS:inst2.MDR_OUT[5]
OUT_MEM[6] <= BANK_REGS:inst2.MDR_OUT[6]
OUT_MEM[7] <= BANK_REGS:inst2.MDR_OUT[7]
OUT_MEM[8] <= BANK_REGS:inst2.MDR_OUT[8]
OUT_MEM[9] <= BANK_REGS:inst2.MDR_OUT[9]
OUT_MEM[10] <= BANK_REGS:inst2.MDR_OUT[10]
OUT_MEM[11] <= BANK_REGS:inst2.MDR_OUT[11]
OUT_MEM[12] <= BANK_REGS:inst2.MDR_OUT[12]
OUT_MEM[13] <= BANK_REGS:inst2.MDR_OUT[13]
OUT_MEM[14] <= BANK_REGS:inst2.MDR_OUT[14]
OUT_MEM[15] <= BANK_REGS:inst2.MDR_OUT[15]
OUT_MEM[16] <= BANK_REGS:inst2.MDR_OUT[16]
OUT_MEM[17] <= BANK_REGS:inst2.MDR_OUT[17]
OUT_MEM[18] <= BANK_REGS:inst2.MDR_OUT[18]
OUT_MEM[19] <= BANK_REGS:inst2.MDR_OUT[19]
OUT_MEM[20] <= BANK_REGS:inst2.MDR_OUT[20]
OUT_MEM[21] <= BANK_REGS:inst2.MDR_OUT[21]
OUT_MEM[22] <= BANK_REGS:inst2.MDR_OUT[22]
OUT_MEM[23] <= BANK_REGS:inst2.MDR_OUT[23]
OUT_MEM[24] <= BANK_REGS:inst2.MDR_OUT[24]
OUT_MEM[25] <= BANK_REGS:inst2.MDR_OUT[25]
OUT_MEM[26] <= BANK_REGS:inst2.MDR_OUT[26]
OUT_MEM[27] <= BANK_REGS:inst2.MDR_OUT[27]
OUT_MEM[28] <= BANK_REGS:inst2.MDR_OUT[28]
OUT_MEM[29] <= BANK_REGS:inst2.MDR_OUT[29]
OUT_MEM[30] <= BANK_REGS:inst2.MDR_OUT[30]
OUT_MEM[31] <= BANK_REGS:inst2.MDR_OUT[31]
PC[0] <= BANK_REGS:inst2.PC[0]
PC[1] <= BANK_REGS:inst2.PC[1]
PC[2] <= BANK_REGS:inst2.PC[2]
PC[3] <= BANK_REGS:inst2.PC[3]
PC[4] <= BANK_REGS:inst2.PC[4]
PC[5] <= BANK_REGS:inst2.PC[5]
PC[6] <= BANK_REGS:inst2.PC[6]
PC[7] <= BANK_REGS:inst2.PC[7]
PC[8] <= BANK_REGS:inst2.PC[8]
PC[9] <= BANK_REGS:inst2.PC[9]
PC[10] <= BANK_REGS:inst2.PC[10]
PC[11] <= BANK_REGS:inst2.PC[11]
PC[12] <= BANK_REGS:inst2.PC[12]
PC[13] <= BANK_REGS:inst2.PC[13]
PC[14] <= BANK_REGS:inst2.PC[14]
PC[15] <= BANK_REGS:inst2.PC[15]
PC[16] <= BANK_REGS:inst2.PC[16]
PC[17] <= BANK_REGS:inst2.PC[17]
PC[18] <= BANK_REGS:inst2.PC[18]
PC[19] <= BANK_REGS:inst2.PC[19]
PC[20] <= BANK_REGS:inst2.PC[20]
PC[21] <= BANK_REGS:inst2.PC[21]
PC[22] <= BANK_REGS:inst2.PC[22]
PC[23] <= BANK_REGS:inst2.PC[23]
PC[24] <= BANK_REGS:inst2.PC[24]
PC[25] <= BANK_REGS:inst2.PC[25]
PC[26] <= BANK_REGS:inst2.PC[26]
PC[27] <= BANK_REGS:inst2.PC[27]
PC[28] <= BANK_REGS:inst2.PC[28]
PC[29] <= BANK_REGS:inst2.PC[29]
PC[30] <= BANK_REGS:inst2.PC[30]
PC[31] <= BANK_REGS:inst2.PC[31]


|MIC1|CPU:inst1|DATAPATH:inst|SHIFTER:inst1
N <= inst1[31].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst1[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst1[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst1[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst1[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst1[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst1[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst1[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst1[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst1[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst1[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst1[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst1[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst1[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst1[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst1[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst1[31].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => inst4[0].IN0
INPUT[0] => inst2[8].IN0
INPUT[1] => inst4[1].IN0
INPUT[1] => inst3[0].IN0
INPUT[1] => inst2[9].IN0
INPUT[2] => inst4[2].IN0
INPUT[2] => inst3[1].IN0
INPUT[2] => inst2[10].IN0
INPUT[3] => inst4[3].IN0
INPUT[3] => inst3[2].IN0
INPUT[3] => inst2[11].IN0
INPUT[4] => inst4[4].IN0
INPUT[4] => inst3[3].IN0
INPUT[4] => inst2[12].IN0
INPUT[5] => inst4[5].IN0
INPUT[5] => inst3[4].IN0
INPUT[5] => inst2[13].IN0
INPUT[6] => inst4[6].IN0
INPUT[6] => inst3[5].IN0
INPUT[6] => inst2[14].IN0
INPUT[7] => inst4[7].IN0
INPUT[7] => inst3[6].IN0
INPUT[7] => inst2[15].IN0
INPUT[8] => inst4[8].IN0
INPUT[8] => inst3[7].IN0
INPUT[8] => inst2[16].IN0
INPUT[9] => inst4[9].IN0
INPUT[9] => inst3[8].IN0
INPUT[9] => inst2[17].IN0
INPUT[10] => inst4[10].IN0
INPUT[10] => inst3[9].IN0
INPUT[10] => inst2[18].IN0
INPUT[11] => inst4[11].IN0
INPUT[11] => inst3[10].IN0
INPUT[11] => inst2[19].IN0
INPUT[12] => inst4[12].IN0
INPUT[12] => inst3[11].IN0
INPUT[12] => inst2[20].IN0
INPUT[13] => inst4[13].IN0
INPUT[13] => inst3[12].IN0
INPUT[13] => inst2[21].IN0
INPUT[14] => inst4[14].IN0
INPUT[14] => inst3[13].IN0
INPUT[14] => inst2[22].IN0
INPUT[15] => inst4[15].IN0
INPUT[15] => inst3[14].IN0
INPUT[15] => inst2[23].IN0
INPUT[16] => inst4[16].IN0
INPUT[16] => inst3[15].IN0
INPUT[16] => inst2[24].IN0
INPUT[17] => inst4[17].IN0
INPUT[17] => inst3[16].IN0
INPUT[17] => inst2[25].IN0
INPUT[18] => inst4[18].IN0
INPUT[18] => inst3[17].IN0
INPUT[18] => inst2[26].IN0
INPUT[19] => inst4[19].IN0
INPUT[19] => inst3[18].IN0
INPUT[19] => inst2[27].IN0
INPUT[20] => inst4[20].IN0
INPUT[20] => inst3[19].IN0
INPUT[20] => inst2[28].IN0
INPUT[21] => inst4[21].IN0
INPUT[21] => inst3[20].IN0
INPUT[21] => inst2[29].IN0
INPUT[22] => inst4[22].IN0
INPUT[22] => inst3[21].IN0
INPUT[22] => inst2[30].IN0
INPUT[23] => inst4[23].IN0
INPUT[23] => inst3[22].IN0
INPUT[23] => inst2[31].IN0
INPUT[24] => inst4[24].IN0
INPUT[24] => inst3[23].IN0
INPUT[25] => inst4[25].IN0
INPUT[25] => inst3[24].IN0
INPUT[26] => inst4[26].IN0
INPUT[26] => inst3[25].IN0
INPUT[27] => inst4[27].IN0
INPUT[27] => inst3[26].IN0
INPUT[28] => inst4[28].IN0
INPUT[28] => inst3[27].IN0
INPUT[29] => inst4[29].IN0
INPUT[29] => inst3[28].IN0
INPUT[30] => inst4[30].IN0
INPUT[30] => inst3[29].IN0
INPUT[31] => inst4[31].IN0
INPUT[31] => inst3[30].IN0
INPUT[31] => inst3[31].IN0
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => decoder2x4:inst.F0
MIR[23] => decoder2x4:inst.F1
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
Z <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|SHIFTER:inst1|decoder2x4:inst
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst
OUTPUT[0] <= ULA_8bit:inst.OUTPUT[0]
OUTPUT[1] <= ULA_8bit:inst.OUTPUT[1]
OUTPUT[2] <= ULA_8bit:inst.OUTPUT[2]
OUTPUT[3] <= ULA_8bit:inst.OUTPUT[3]
OUTPUT[4] <= ULA_8bit:inst.OUTPUT[4]
OUTPUT[5] <= ULA_8bit:inst.OUTPUT[5]
OUTPUT[6] <= ULA_8bit:inst.OUTPUT[6]
OUTPUT[7] <= ULA_8bit:inst.OUTPUT[7]
OUTPUT[8] <= ULA_8bit:inst1.OUTPUT[0]
OUTPUT[9] <= ULA_8bit:inst1.OUTPUT[1]
OUTPUT[10] <= ULA_8bit:inst1.OUTPUT[2]
OUTPUT[11] <= ULA_8bit:inst1.OUTPUT[3]
OUTPUT[12] <= ULA_8bit:inst1.OUTPUT[4]
OUTPUT[13] <= ULA_8bit:inst1.OUTPUT[5]
OUTPUT[14] <= ULA_8bit:inst1.OUTPUT[6]
OUTPUT[15] <= ULA_8bit:inst1.OUTPUT[7]
OUTPUT[16] <= ULA_8bit:inst2.OUTPUT[0]
OUTPUT[17] <= ULA_8bit:inst2.OUTPUT[1]
OUTPUT[18] <= ULA_8bit:inst2.OUTPUT[2]
OUTPUT[19] <= ULA_8bit:inst2.OUTPUT[3]
OUTPUT[20] <= ULA_8bit:inst2.OUTPUT[4]
OUTPUT[21] <= ULA_8bit:inst2.OUTPUT[5]
OUTPUT[22] <= ULA_8bit:inst2.OUTPUT[6]
OUTPUT[23] <= ULA_8bit:inst2.OUTPUT[7]
OUTPUT[24] <= ULA_8bit:inst3.OUTPUT[0]
OUTPUT[25] <= ULA_8bit:inst3.OUTPUT[1]
OUTPUT[26] <= ULA_8bit:inst3.OUTPUT[2]
OUTPUT[27] <= ULA_8bit:inst3.OUTPUT[3]
OUTPUT[28] <= ULA_8bit:inst3.OUTPUT[4]
OUTPUT[29] <= ULA_8bit:inst3.OUTPUT[5]
OUTPUT[30] <= ULA_8bit:inst3.OUTPUT[6]
OUTPUT[31] <= ULA_8bit:inst3.OUTPUT[7]
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ULA_8bit:inst.CIN
MIR[17] => ULA_8bit:inst.INVA
MIR[17] => ULA_8bit:inst1.INVA
MIR[17] => ULA_8bit:inst2.INVA
MIR[17] => ULA_8bit:inst3.INVA
MIR[18] => ULA_8bit:inst.ENB
MIR[18] => ULA_8bit:inst1.ENB
MIR[18] => ULA_8bit:inst2.ENB
MIR[18] => ULA_8bit:inst3.ENB
MIR[19] => ULA_8bit:inst.ENA
MIR[19] => ULA_8bit:inst1.ENA
MIR[19] => ULA_8bit:inst2.ENA
MIR[19] => ULA_8bit:inst3.ENA
MIR[20] => ULA_8bit:inst.F1
MIR[20] => ULA_8bit:inst1.F1
MIR[20] => ULA_8bit:inst2.F1
MIR[20] => ULA_8bit:inst3.F1
MIR[21] => ULA_8bit:inst.F0
MIR[21] => ULA_8bit:inst1.F0
MIR[21] => ULA_8bit:inst2.F0
MIR[21] => ULA_8bit:inst3.F0
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
A[0] => ULA_8bit:inst.A[0]
A[1] => ULA_8bit:inst.A[1]
A[2] => ULA_8bit:inst.A[2]
A[3] => ULA_8bit:inst.A[3]
A[4] => ULA_8bit:inst.A[4]
A[5] => ULA_8bit:inst.A[5]
A[6] => ULA_8bit:inst.A[6]
A[7] => ULA_8bit:inst.A[7]
A[8] => ULA_8bit:inst1.A[0]
A[9] => ULA_8bit:inst1.A[1]
A[10] => ULA_8bit:inst1.A[2]
A[11] => ULA_8bit:inst1.A[3]
A[12] => ULA_8bit:inst1.A[4]
A[13] => ULA_8bit:inst1.A[5]
A[14] => ULA_8bit:inst1.A[6]
A[15] => ULA_8bit:inst1.A[7]
A[16] => ULA_8bit:inst2.A[0]
A[17] => ULA_8bit:inst2.A[1]
A[18] => ULA_8bit:inst2.A[2]
A[19] => ULA_8bit:inst2.A[3]
A[20] => ULA_8bit:inst2.A[4]
A[21] => ULA_8bit:inst2.A[5]
A[22] => ULA_8bit:inst2.A[6]
A[23] => ULA_8bit:inst2.A[7]
A[24] => ULA_8bit:inst3.A[0]
A[25] => ULA_8bit:inst3.A[1]
A[26] => ULA_8bit:inst3.A[2]
A[27] => ULA_8bit:inst3.A[3]
A[28] => ULA_8bit:inst3.A[4]
A[29] => ULA_8bit:inst3.A[5]
A[30] => ULA_8bit:inst3.A[6]
A[31] => ULA_8bit:inst3.A[7]
B[0] => ULA_8bit:inst.B[0]
B[1] => ULA_8bit:inst.B[1]
B[2] => ULA_8bit:inst.B[2]
B[3] => ULA_8bit:inst.B[3]
B[4] => ULA_8bit:inst.B[4]
B[5] => ULA_8bit:inst.B[5]
B[6] => ULA_8bit:inst.B[6]
B[7] => ULA_8bit:inst.B[7]
B[8] => ULA_8bit:inst1.B[0]
B[9] => ULA_8bit:inst1.B[1]
B[10] => ULA_8bit:inst1.B[2]
B[11] => ULA_8bit:inst1.B[3]
B[12] => ULA_8bit:inst1.B[4]
B[13] => ULA_8bit:inst1.B[5]
B[14] => ULA_8bit:inst1.B[6]
B[15] => ULA_8bit:inst1.B[7]
B[16] => ULA_8bit:inst2.B[0]
B[17] => ULA_8bit:inst2.B[1]
B[18] => ULA_8bit:inst2.B[2]
B[19] => ULA_8bit:inst2.B[3]
B[20] => ULA_8bit:inst2.B[4]
B[21] => ULA_8bit:inst2.B[5]
B[22] => ULA_8bit:inst2.B[6]
B[23] => ULA_8bit:inst2.B[7]
B[24] => ULA_8bit:inst3.B[0]
B[25] => ULA_8bit:inst3.B[1]
B[26] => ULA_8bit:inst3.B[2]
B[27] => ULA_8bit:inst3.B[3]
B[28] => ULA_8bit:inst3.B[4]
B[29] => ULA_8bit:inst3.B[5]
B[30] => ULA_8bit:inst3.B[6]
B[31] => ULA_8bit:inst3.B[7]


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst
COUT <= ULA_1bit:inst8.COUT
INVA => ULA_1bit:inst8.INVA
INVA => ULA_1bit:inst7.INVA
INVA => ULA_1bit:inst6.INVA
INVA => ULA_1bit:inst5.INVA
INVA => ULA_1bit:inst4.INVA
INVA => ULA_1bit:inst3.INVA
INVA => ULA_1bit:inst2.INVA
INVA => ULA_1bit:inst.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst2.A
A[2] => ULA_1bit:inst3.A
A[3] => ULA_1bit:inst4.A
A[4] => ULA_1bit:inst5.A
A[5] => ULA_1bit:inst6.A
A[6] => ULA_1bit:inst7.A
A[7] => ULA_1bit:inst8.A
ENA => ULA_1bit:inst8.ENA
ENA => ULA_1bit:inst7.ENA
ENA => ULA_1bit:inst6.ENA
ENA => ULA_1bit:inst5.ENA
ENA => ULA_1bit:inst4.ENA
ENA => ULA_1bit:inst3.ENA
ENA => ULA_1bit:inst2.ENA
ENA => ULA_1bit:inst.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst2.B
B[2] => ULA_1bit:inst3.B
B[3] => ULA_1bit:inst4.B
B[4] => ULA_1bit:inst5.B
B[5] => ULA_1bit:inst6.B
B[6] => ULA_1bit:inst7.B
B[7] => ULA_1bit:inst8.B
ENB => ULA_1bit:inst8.ENB
ENB => ULA_1bit:inst7.ENB
ENB => ULA_1bit:inst6.ENB
ENB => ULA_1bit:inst5.ENB
ENB => ULA_1bit:inst4.ENB
ENB => ULA_1bit:inst3.ENB
ENB => ULA_1bit:inst2.ENB
ENB => ULA_1bit:inst.ENB
F0 => ULA_1bit:inst8.F0
F0 => ULA_1bit:inst7.F0
F0 => ULA_1bit:inst6.F0
F0 => ULA_1bit:inst5.F0
F0 => ULA_1bit:inst4.F0
F0 => ULA_1bit:inst3.F0
F0 => ULA_1bit:inst2.F0
F0 => ULA_1bit:inst.F0
F1 => ULA_1bit:inst8.F1
F1 => ULA_1bit:inst7.F1
F1 => ULA_1bit:inst6.F1
F1 => ULA_1bit:inst5.F1
F1 => ULA_1bit:inst4.F1
F1 => ULA_1bit:inst3.F1
F1 => ULA_1bit:inst2.F1
F1 => ULA_1bit:inst.F1
CIN => ULA_1bit:inst.CIN
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst2.OUTPUT
OUTPUT[2] <= ULA_1bit:inst3.OUTPUT
OUTPUT[3] <= ULA_1bit:inst4.OUTPUT
OUTPUT[4] <= ULA_1bit:inst5.OUTPUT
OUTPUT[5] <= ULA_1bit:inst6.OUTPUT
OUTPUT[6] <= ULA_1bit:inst7.OUTPUT
OUTPUT[7] <= ULA_1bit:inst8.OUTPUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1
COUT <= ULA_1bit:inst8.COUT
INVA => ULA_1bit:inst8.INVA
INVA => ULA_1bit:inst7.INVA
INVA => ULA_1bit:inst6.INVA
INVA => ULA_1bit:inst5.INVA
INVA => ULA_1bit:inst4.INVA
INVA => ULA_1bit:inst3.INVA
INVA => ULA_1bit:inst2.INVA
INVA => ULA_1bit:inst.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst2.A
A[2] => ULA_1bit:inst3.A
A[3] => ULA_1bit:inst4.A
A[4] => ULA_1bit:inst5.A
A[5] => ULA_1bit:inst6.A
A[6] => ULA_1bit:inst7.A
A[7] => ULA_1bit:inst8.A
ENA => ULA_1bit:inst8.ENA
ENA => ULA_1bit:inst7.ENA
ENA => ULA_1bit:inst6.ENA
ENA => ULA_1bit:inst5.ENA
ENA => ULA_1bit:inst4.ENA
ENA => ULA_1bit:inst3.ENA
ENA => ULA_1bit:inst2.ENA
ENA => ULA_1bit:inst.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst2.B
B[2] => ULA_1bit:inst3.B
B[3] => ULA_1bit:inst4.B
B[4] => ULA_1bit:inst5.B
B[5] => ULA_1bit:inst6.B
B[6] => ULA_1bit:inst7.B
B[7] => ULA_1bit:inst8.B
ENB => ULA_1bit:inst8.ENB
ENB => ULA_1bit:inst7.ENB
ENB => ULA_1bit:inst6.ENB
ENB => ULA_1bit:inst5.ENB
ENB => ULA_1bit:inst4.ENB
ENB => ULA_1bit:inst3.ENB
ENB => ULA_1bit:inst2.ENB
ENB => ULA_1bit:inst.ENB
F0 => ULA_1bit:inst8.F0
F0 => ULA_1bit:inst7.F0
F0 => ULA_1bit:inst6.F0
F0 => ULA_1bit:inst5.F0
F0 => ULA_1bit:inst4.F0
F0 => ULA_1bit:inst3.F0
F0 => ULA_1bit:inst2.F0
F0 => ULA_1bit:inst.F0
F1 => ULA_1bit:inst8.F1
F1 => ULA_1bit:inst7.F1
F1 => ULA_1bit:inst6.F1
F1 => ULA_1bit:inst5.F1
F1 => ULA_1bit:inst4.F1
F1 => ULA_1bit:inst3.F1
F1 => ULA_1bit:inst2.F1
F1 => ULA_1bit:inst.F1
CIN => ULA_1bit:inst.CIN
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst2.OUTPUT
OUTPUT[2] <= ULA_1bit:inst3.OUTPUT
OUTPUT[3] <= ULA_1bit:inst4.OUTPUT
OUTPUT[4] <= ULA_1bit:inst5.OUTPUT
OUTPUT[5] <= ULA_1bit:inst6.OUTPUT
OUTPUT[6] <= ULA_1bit:inst7.OUTPUT
OUTPUT[7] <= ULA_1bit:inst8.OUTPUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2
COUT <= ULA_1bit:inst8.COUT
INVA => ULA_1bit:inst8.INVA
INVA => ULA_1bit:inst7.INVA
INVA => ULA_1bit:inst6.INVA
INVA => ULA_1bit:inst5.INVA
INVA => ULA_1bit:inst4.INVA
INVA => ULA_1bit:inst3.INVA
INVA => ULA_1bit:inst2.INVA
INVA => ULA_1bit:inst.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst2.A
A[2] => ULA_1bit:inst3.A
A[3] => ULA_1bit:inst4.A
A[4] => ULA_1bit:inst5.A
A[5] => ULA_1bit:inst6.A
A[6] => ULA_1bit:inst7.A
A[7] => ULA_1bit:inst8.A
ENA => ULA_1bit:inst8.ENA
ENA => ULA_1bit:inst7.ENA
ENA => ULA_1bit:inst6.ENA
ENA => ULA_1bit:inst5.ENA
ENA => ULA_1bit:inst4.ENA
ENA => ULA_1bit:inst3.ENA
ENA => ULA_1bit:inst2.ENA
ENA => ULA_1bit:inst.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst2.B
B[2] => ULA_1bit:inst3.B
B[3] => ULA_1bit:inst4.B
B[4] => ULA_1bit:inst5.B
B[5] => ULA_1bit:inst6.B
B[6] => ULA_1bit:inst7.B
B[7] => ULA_1bit:inst8.B
ENB => ULA_1bit:inst8.ENB
ENB => ULA_1bit:inst7.ENB
ENB => ULA_1bit:inst6.ENB
ENB => ULA_1bit:inst5.ENB
ENB => ULA_1bit:inst4.ENB
ENB => ULA_1bit:inst3.ENB
ENB => ULA_1bit:inst2.ENB
ENB => ULA_1bit:inst.ENB
F0 => ULA_1bit:inst8.F0
F0 => ULA_1bit:inst7.F0
F0 => ULA_1bit:inst6.F0
F0 => ULA_1bit:inst5.F0
F0 => ULA_1bit:inst4.F0
F0 => ULA_1bit:inst3.F0
F0 => ULA_1bit:inst2.F0
F0 => ULA_1bit:inst.F0
F1 => ULA_1bit:inst8.F1
F1 => ULA_1bit:inst7.F1
F1 => ULA_1bit:inst6.F1
F1 => ULA_1bit:inst5.F1
F1 => ULA_1bit:inst4.F1
F1 => ULA_1bit:inst3.F1
F1 => ULA_1bit:inst2.F1
F1 => ULA_1bit:inst.F1
CIN => ULA_1bit:inst.CIN
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst2.OUTPUT
OUTPUT[2] <= ULA_1bit:inst3.OUTPUT
OUTPUT[3] <= ULA_1bit:inst4.OUTPUT
OUTPUT[4] <= ULA_1bit:inst5.OUTPUT
OUTPUT[5] <= ULA_1bit:inst6.OUTPUT
OUTPUT[6] <= ULA_1bit:inst7.OUTPUT
OUTPUT[7] <= ULA_1bit:inst8.OUTPUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst8|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst7|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst6|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst5|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst4|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst3|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst2|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst2|ULA_1bit:inst|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3
COUT <= ULA_1bit:inst8.COUT
INVA => ULA_1bit:inst8.INVA
INVA => ULA_1bit:inst7.INVA
INVA => ULA_1bit:inst6.INVA
INVA => ULA_1bit:inst5.INVA
INVA => ULA_1bit:inst4.INVA
INVA => ULA_1bit:inst3.INVA
INVA => ULA_1bit:inst2.INVA
INVA => ULA_1bit:inst.INVA
A[0] => ULA_1bit:inst.A
A[1] => ULA_1bit:inst2.A
A[2] => ULA_1bit:inst3.A
A[3] => ULA_1bit:inst4.A
A[4] => ULA_1bit:inst5.A
A[5] => ULA_1bit:inst6.A
A[6] => ULA_1bit:inst7.A
A[7] => ULA_1bit:inst8.A
ENA => ULA_1bit:inst8.ENA
ENA => ULA_1bit:inst7.ENA
ENA => ULA_1bit:inst6.ENA
ENA => ULA_1bit:inst5.ENA
ENA => ULA_1bit:inst4.ENA
ENA => ULA_1bit:inst3.ENA
ENA => ULA_1bit:inst2.ENA
ENA => ULA_1bit:inst.ENA
B[0] => ULA_1bit:inst.B
B[1] => ULA_1bit:inst2.B
B[2] => ULA_1bit:inst3.B
B[3] => ULA_1bit:inst4.B
B[4] => ULA_1bit:inst5.B
B[5] => ULA_1bit:inst6.B
B[6] => ULA_1bit:inst7.B
B[7] => ULA_1bit:inst8.B
ENB => ULA_1bit:inst8.ENB
ENB => ULA_1bit:inst7.ENB
ENB => ULA_1bit:inst6.ENB
ENB => ULA_1bit:inst5.ENB
ENB => ULA_1bit:inst4.ENB
ENB => ULA_1bit:inst3.ENB
ENB => ULA_1bit:inst2.ENB
ENB => ULA_1bit:inst.ENB
F0 => ULA_1bit:inst8.F0
F0 => ULA_1bit:inst7.F0
F0 => ULA_1bit:inst6.F0
F0 => ULA_1bit:inst5.F0
F0 => ULA_1bit:inst4.F0
F0 => ULA_1bit:inst3.F0
F0 => ULA_1bit:inst2.F0
F0 => ULA_1bit:inst.F0
F1 => ULA_1bit:inst8.F1
F1 => ULA_1bit:inst7.F1
F1 => ULA_1bit:inst6.F1
F1 => ULA_1bit:inst5.F1
F1 => ULA_1bit:inst4.F1
F1 => ULA_1bit:inst3.F1
F1 => ULA_1bit:inst2.F1
F1 => ULA_1bit:inst.F1
CIN => ULA_1bit:inst.CIN
OUTPUT[0] <= ULA_1bit:inst.OUTPUT
OUTPUT[1] <= ULA_1bit:inst2.OUTPUT
OUTPUT[2] <= ULA_1bit:inst3.OUTPUT
OUTPUT[3] <= ULA_1bit:inst4.OUTPUT
OUTPUT[4] <= ULA_1bit:inst5.OUTPUT
OUTPUT[5] <= ULA_1bit:inst6.OUTPUT
OUTPUT[6] <= ULA_1bit:inst7.OUTPUT
OUTPUT[7] <= ULA_1bit:inst8.OUTPUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst
OUTPUT <= inst666.DB_MAX_OUTPUT_PORT_TYPE
INVA => inst.IN0
A => inst1.IN0
ENA => inst1.IN1
B => inst5.IN0
ENB => inst5.IN1
F0 => decoder2x4:inst6.F0
F1 => decoder2x4:inst6.F1
CIN => FULLADDER_1bit:inst7.CIN
COUT <= FULLADDER_1bit:inst7.COUT


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|decoder2x4:inst6
and_en <= inst5.DB_MAX_OUTPUT_PORT_TYPE
F0 => inst.IN0
F0 => inst7.IN1
F0 => inst8.IN0
F1 => inst1.IN0
F1 => inst6.IN1
F1 => inst8.IN1
or_en <= inst6.DB_MAX_OUTPUT_PORT_TYPE
not_en <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sum_en <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FULLADDER_1bit:inst7
SUM <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CIN => inst3.IN0
CIN => inst5.IN1
A => inst.IN0
A => inst4.IN2
B => inst.IN1
B => inst4.IN1
SUM_EN => inst7.IN1
SUM_EN => inst4.IN0
SUM_EN => inst5.IN0
COUT <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2
MAR[0] <= MAR:inst.DATA_ADDR[0]
MAR[1] <= MAR:inst.DATA_ADDR[1]
MAR[2] <= MAR:inst.DATA_ADDR[2]
MAR[3] <= MAR:inst.DATA_ADDR[3]
MAR[4] <= MAR:inst.DATA_ADDR[4]
MAR[5] <= MAR:inst.DATA_ADDR[5]
MAR[6] <= MAR:inst.DATA_ADDR[6]
MAR[7] <= MAR:inst.DATA_ADDR[7]
MAR[8] <= MAR:inst.DATA_ADDR[8]
MAR[9] <= MAR:inst.DATA_ADDR[9]
MAR[10] <= MAR:inst.DATA_ADDR[10]
MAR[11] <= MAR:inst.DATA_ADDR[11]
MAR[12] <= MAR:inst.DATA_ADDR[12]
MAR[13] <= MAR:inst.DATA_ADDR[13]
MAR[14] <= MAR:inst.DATA_ADDR[14]
MAR[15] <= MAR:inst.DATA_ADDR[15]
MAR[16] <= MAR:inst.DATA_ADDR[16]
MAR[17] <= MAR:inst.DATA_ADDR[17]
MAR[18] <= MAR:inst.DATA_ADDR[18]
MAR[19] <= MAR:inst.DATA_ADDR[19]
MAR[20] <= MAR:inst.DATA_ADDR[20]
MAR[21] <= MAR:inst.DATA_ADDR[21]
MAR[22] <= MAR:inst.DATA_ADDR[22]
MAR[23] <= MAR:inst.DATA_ADDR[23]
MAR[24] <= MAR:inst.DATA_ADDR[24]
MAR[25] <= MAR:inst.DATA_ADDR[25]
MAR[26] <= MAR:inst.DATA_ADDR[26]
MAR[27] <= MAR:inst.DATA_ADDR[27]
MAR[28] <= MAR:inst.DATA_ADDR[28]
MAR[29] <= MAR:inst.DATA_ADDR[29]
MAR[30] <= MAR:inst.DATA_ADDR[30]
MAR[31] <= MAR:inst.DATA_ADDR[31]
LOAD => MAR:inst.LOAD
LOAD => MBR:inst3.LOAD
LOAD => MDR:inst1.LOAD
LOAD => H:inst5.LOAD
LOAD => PC:inst2.LOAD
LOAD => SP:inst50.LOAD
LOAD => LV:inst51.LOAD
LOAD => CPP:inst52.LOAD
LOAD => TOS:inst53.LOAD
LOAD => OPC:inst4.LOAD
CLOCK => MAR:inst.CLOCK
CLOCK => MBR:inst3.CLOCK
CLOCK => MDR:inst1.CLOCK
CLOCK => H:inst5.CLOCK
CLOCK => PC:inst2.CLOCK
CLOCK => SP:inst50.CLOCK
CLOCK => LV:inst51.CLOCK
CLOCK => CPP:inst52.CLOCK
CLOCK => TOS:inst53.CLOCK
CLOCK => OPC:inst4.CLOCK
IN_C[0] => MAR:inst.IN_C[0]
IN_C[0] => MDR:inst1.IN_C[0]
IN_C[0] => H:inst5.IN_C[0]
IN_C[0] => PC:inst2.IN_C[0]
IN_C[0] => SP:inst50.IN_C[0]
IN_C[0] => LV:inst51.IN_C[0]
IN_C[0] => CPP:inst52.IN_C[0]
IN_C[0] => TOS:inst53.IN_C[0]
IN_C[0] => OPC:inst4.IN_C[0]
IN_C[1] => MAR:inst.IN_C[1]
IN_C[1] => MDR:inst1.IN_C[1]
IN_C[1] => H:inst5.IN_C[1]
IN_C[1] => PC:inst2.IN_C[1]
IN_C[1] => SP:inst50.IN_C[1]
IN_C[1] => LV:inst51.IN_C[1]
IN_C[1] => CPP:inst52.IN_C[1]
IN_C[1] => TOS:inst53.IN_C[1]
IN_C[1] => OPC:inst4.IN_C[1]
IN_C[2] => MAR:inst.IN_C[2]
IN_C[2] => MDR:inst1.IN_C[2]
IN_C[2] => H:inst5.IN_C[2]
IN_C[2] => PC:inst2.IN_C[2]
IN_C[2] => SP:inst50.IN_C[2]
IN_C[2] => LV:inst51.IN_C[2]
IN_C[2] => CPP:inst52.IN_C[2]
IN_C[2] => TOS:inst53.IN_C[2]
IN_C[2] => OPC:inst4.IN_C[2]
IN_C[3] => MAR:inst.IN_C[3]
IN_C[3] => MDR:inst1.IN_C[3]
IN_C[3] => H:inst5.IN_C[3]
IN_C[3] => PC:inst2.IN_C[3]
IN_C[3] => SP:inst50.IN_C[3]
IN_C[3] => LV:inst51.IN_C[3]
IN_C[3] => CPP:inst52.IN_C[3]
IN_C[3] => TOS:inst53.IN_C[3]
IN_C[3] => OPC:inst4.IN_C[3]
IN_C[4] => MAR:inst.IN_C[4]
IN_C[4] => MDR:inst1.IN_C[4]
IN_C[4] => H:inst5.IN_C[4]
IN_C[4] => PC:inst2.IN_C[4]
IN_C[4] => SP:inst50.IN_C[4]
IN_C[4] => LV:inst51.IN_C[4]
IN_C[4] => CPP:inst52.IN_C[4]
IN_C[4] => TOS:inst53.IN_C[4]
IN_C[4] => OPC:inst4.IN_C[4]
IN_C[5] => MAR:inst.IN_C[5]
IN_C[5] => MDR:inst1.IN_C[5]
IN_C[5] => H:inst5.IN_C[5]
IN_C[5] => PC:inst2.IN_C[5]
IN_C[5] => SP:inst50.IN_C[5]
IN_C[5] => LV:inst51.IN_C[5]
IN_C[5] => CPP:inst52.IN_C[5]
IN_C[5] => TOS:inst53.IN_C[5]
IN_C[5] => OPC:inst4.IN_C[5]
IN_C[6] => MAR:inst.IN_C[6]
IN_C[6] => MDR:inst1.IN_C[6]
IN_C[6] => H:inst5.IN_C[6]
IN_C[6] => PC:inst2.IN_C[6]
IN_C[6] => SP:inst50.IN_C[6]
IN_C[6] => LV:inst51.IN_C[6]
IN_C[6] => CPP:inst52.IN_C[6]
IN_C[6] => TOS:inst53.IN_C[6]
IN_C[6] => OPC:inst4.IN_C[6]
IN_C[7] => MAR:inst.IN_C[7]
IN_C[7] => MDR:inst1.IN_C[7]
IN_C[7] => H:inst5.IN_C[7]
IN_C[7] => PC:inst2.IN_C[7]
IN_C[7] => SP:inst50.IN_C[7]
IN_C[7] => LV:inst51.IN_C[7]
IN_C[7] => CPP:inst52.IN_C[7]
IN_C[7] => TOS:inst53.IN_C[7]
IN_C[7] => OPC:inst4.IN_C[7]
IN_C[8] => MAR:inst.IN_C[8]
IN_C[8] => MDR:inst1.IN_C[8]
IN_C[8] => H:inst5.IN_C[8]
IN_C[8] => PC:inst2.IN_C[8]
IN_C[8] => SP:inst50.IN_C[8]
IN_C[8] => LV:inst51.IN_C[8]
IN_C[8] => CPP:inst52.IN_C[8]
IN_C[8] => TOS:inst53.IN_C[8]
IN_C[8] => OPC:inst4.IN_C[8]
IN_C[9] => MAR:inst.IN_C[9]
IN_C[9] => MDR:inst1.IN_C[9]
IN_C[9] => H:inst5.IN_C[9]
IN_C[9] => PC:inst2.IN_C[9]
IN_C[9] => SP:inst50.IN_C[9]
IN_C[9] => LV:inst51.IN_C[9]
IN_C[9] => CPP:inst52.IN_C[9]
IN_C[9] => TOS:inst53.IN_C[9]
IN_C[9] => OPC:inst4.IN_C[9]
IN_C[10] => MAR:inst.IN_C[10]
IN_C[10] => MDR:inst1.IN_C[10]
IN_C[10] => H:inst5.IN_C[10]
IN_C[10] => PC:inst2.IN_C[10]
IN_C[10] => SP:inst50.IN_C[10]
IN_C[10] => LV:inst51.IN_C[10]
IN_C[10] => CPP:inst52.IN_C[10]
IN_C[10] => TOS:inst53.IN_C[10]
IN_C[10] => OPC:inst4.IN_C[10]
IN_C[11] => MAR:inst.IN_C[11]
IN_C[11] => MDR:inst1.IN_C[11]
IN_C[11] => H:inst5.IN_C[11]
IN_C[11] => PC:inst2.IN_C[11]
IN_C[11] => SP:inst50.IN_C[11]
IN_C[11] => LV:inst51.IN_C[11]
IN_C[11] => CPP:inst52.IN_C[11]
IN_C[11] => TOS:inst53.IN_C[11]
IN_C[11] => OPC:inst4.IN_C[11]
IN_C[12] => MAR:inst.IN_C[12]
IN_C[12] => MDR:inst1.IN_C[12]
IN_C[12] => H:inst5.IN_C[12]
IN_C[12] => PC:inst2.IN_C[12]
IN_C[12] => SP:inst50.IN_C[12]
IN_C[12] => LV:inst51.IN_C[12]
IN_C[12] => CPP:inst52.IN_C[12]
IN_C[12] => TOS:inst53.IN_C[12]
IN_C[12] => OPC:inst4.IN_C[12]
IN_C[13] => MAR:inst.IN_C[13]
IN_C[13] => MDR:inst1.IN_C[13]
IN_C[13] => H:inst5.IN_C[13]
IN_C[13] => PC:inst2.IN_C[13]
IN_C[13] => SP:inst50.IN_C[13]
IN_C[13] => LV:inst51.IN_C[13]
IN_C[13] => CPP:inst52.IN_C[13]
IN_C[13] => TOS:inst53.IN_C[13]
IN_C[13] => OPC:inst4.IN_C[13]
IN_C[14] => MAR:inst.IN_C[14]
IN_C[14] => MDR:inst1.IN_C[14]
IN_C[14] => H:inst5.IN_C[14]
IN_C[14] => PC:inst2.IN_C[14]
IN_C[14] => SP:inst50.IN_C[14]
IN_C[14] => LV:inst51.IN_C[14]
IN_C[14] => CPP:inst52.IN_C[14]
IN_C[14] => TOS:inst53.IN_C[14]
IN_C[14] => OPC:inst4.IN_C[14]
IN_C[15] => MAR:inst.IN_C[15]
IN_C[15] => MDR:inst1.IN_C[15]
IN_C[15] => H:inst5.IN_C[15]
IN_C[15] => PC:inst2.IN_C[15]
IN_C[15] => SP:inst50.IN_C[15]
IN_C[15] => LV:inst51.IN_C[15]
IN_C[15] => CPP:inst52.IN_C[15]
IN_C[15] => TOS:inst53.IN_C[15]
IN_C[15] => OPC:inst4.IN_C[15]
IN_C[16] => MAR:inst.IN_C[16]
IN_C[16] => MDR:inst1.IN_C[16]
IN_C[16] => H:inst5.IN_C[16]
IN_C[16] => PC:inst2.IN_C[16]
IN_C[16] => SP:inst50.IN_C[16]
IN_C[16] => LV:inst51.IN_C[16]
IN_C[16] => CPP:inst52.IN_C[16]
IN_C[16] => TOS:inst53.IN_C[16]
IN_C[16] => OPC:inst4.IN_C[16]
IN_C[17] => MAR:inst.IN_C[17]
IN_C[17] => MDR:inst1.IN_C[17]
IN_C[17] => H:inst5.IN_C[17]
IN_C[17] => PC:inst2.IN_C[17]
IN_C[17] => SP:inst50.IN_C[17]
IN_C[17] => LV:inst51.IN_C[17]
IN_C[17] => CPP:inst52.IN_C[17]
IN_C[17] => TOS:inst53.IN_C[17]
IN_C[17] => OPC:inst4.IN_C[17]
IN_C[18] => MAR:inst.IN_C[18]
IN_C[18] => MDR:inst1.IN_C[18]
IN_C[18] => H:inst5.IN_C[18]
IN_C[18] => PC:inst2.IN_C[18]
IN_C[18] => SP:inst50.IN_C[18]
IN_C[18] => LV:inst51.IN_C[18]
IN_C[18] => CPP:inst52.IN_C[18]
IN_C[18] => TOS:inst53.IN_C[18]
IN_C[18] => OPC:inst4.IN_C[18]
IN_C[19] => MAR:inst.IN_C[19]
IN_C[19] => MDR:inst1.IN_C[19]
IN_C[19] => H:inst5.IN_C[19]
IN_C[19] => PC:inst2.IN_C[19]
IN_C[19] => SP:inst50.IN_C[19]
IN_C[19] => LV:inst51.IN_C[19]
IN_C[19] => CPP:inst52.IN_C[19]
IN_C[19] => TOS:inst53.IN_C[19]
IN_C[19] => OPC:inst4.IN_C[19]
IN_C[20] => MAR:inst.IN_C[20]
IN_C[20] => MDR:inst1.IN_C[20]
IN_C[20] => H:inst5.IN_C[20]
IN_C[20] => PC:inst2.IN_C[20]
IN_C[20] => SP:inst50.IN_C[20]
IN_C[20] => LV:inst51.IN_C[20]
IN_C[20] => CPP:inst52.IN_C[20]
IN_C[20] => TOS:inst53.IN_C[20]
IN_C[20] => OPC:inst4.IN_C[20]
IN_C[21] => MAR:inst.IN_C[21]
IN_C[21] => MDR:inst1.IN_C[21]
IN_C[21] => H:inst5.IN_C[21]
IN_C[21] => PC:inst2.IN_C[21]
IN_C[21] => SP:inst50.IN_C[21]
IN_C[21] => LV:inst51.IN_C[21]
IN_C[21] => CPP:inst52.IN_C[21]
IN_C[21] => TOS:inst53.IN_C[21]
IN_C[21] => OPC:inst4.IN_C[21]
IN_C[22] => MAR:inst.IN_C[22]
IN_C[22] => MDR:inst1.IN_C[22]
IN_C[22] => H:inst5.IN_C[22]
IN_C[22] => PC:inst2.IN_C[22]
IN_C[22] => SP:inst50.IN_C[22]
IN_C[22] => LV:inst51.IN_C[22]
IN_C[22] => CPP:inst52.IN_C[22]
IN_C[22] => TOS:inst53.IN_C[22]
IN_C[22] => OPC:inst4.IN_C[22]
IN_C[23] => MAR:inst.IN_C[23]
IN_C[23] => MDR:inst1.IN_C[23]
IN_C[23] => H:inst5.IN_C[23]
IN_C[23] => PC:inst2.IN_C[23]
IN_C[23] => SP:inst50.IN_C[23]
IN_C[23] => LV:inst51.IN_C[23]
IN_C[23] => CPP:inst52.IN_C[23]
IN_C[23] => TOS:inst53.IN_C[23]
IN_C[23] => OPC:inst4.IN_C[23]
IN_C[24] => MAR:inst.IN_C[24]
IN_C[24] => MDR:inst1.IN_C[24]
IN_C[24] => H:inst5.IN_C[24]
IN_C[24] => PC:inst2.IN_C[24]
IN_C[24] => SP:inst50.IN_C[24]
IN_C[24] => LV:inst51.IN_C[24]
IN_C[24] => CPP:inst52.IN_C[24]
IN_C[24] => TOS:inst53.IN_C[24]
IN_C[24] => OPC:inst4.IN_C[24]
IN_C[25] => MAR:inst.IN_C[25]
IN_C[25] => MDR:inst1.IN_C[25]
IN_C[25] => H:inst5.IN_C[25]
IN_C[25] => PC:inst2.IN_C[25]
IN_C[25] => SP:inst50.IN_C[25]
IN_C[25] => LV:inst51.IN_C[25]
IN_C[25] => CPP:inst52.IN_C[25]
IN_C[25] => TOS:inst53.IN_C[25]
IN_C[25] => OPC:inst4.IN_C[25]
IN_C[26] => MAR:inst.IN_C[26]
IN_C[26] => MDR:inst1.IN_C[26]
IN_C[26] => H:inst5.IN_C[26]
IN_C[26] => PC:inst2.IN_C[26]
IN_C[26] => SP:inst50.IN_C[26]
IN_C[26] => LV:inst51.IN_C[26]
IN_C[26] => CPP:inst52.IN_C[26]
IN_C[26] => TOS:inst53.IN_C[26]
IN_C[26] => OPC:inst4.IN_C[26]
IN_C[27] => MAR:inst.IN_C[27]
IN_C[27] => MDR:inst1.IN_C[27]
IN_C[27] => H:inst5.IN_C[27]
IN_C[27] => PC:inst2.IN_C[27]
IN_C[27] => SP:inst50.IN_C[27]
IN_C[27] => LV:inst51.IN_C[27]
IN_C[27] => CPP:inst52.IN_C[27]
IN_C[27] => TOS:inst53.IN_C[27]
IN_C[27] => OPC:inst4.IN_C[27]
IN_C[28] => MAR:inst.IN_C[28]
IN_C[28] => MDR:inst1.IN_C[28]
IN_C[28] => H:inst5.IN_C[28]
IN_C[28] => PC:inst2.IN_C[28]
IN_C[28] => SP:inst50.IN_C[28]
IN_C[28] => LV:inst51.IN_C[28]
IN_C[28] => CPP:inst52.IN_C[28]
IN_C[28] => TOS:inst53.IN_C[28]
IN_C[28] => OPC:inst4.IN_C[28]
IN_C[29] => MAR:inst.IN_C[29]
IN_C[29] => MDR:inst1.IN_C[29]
IN_C[29] => H:inst5.IN_C[29]
IN_C[29] => PC:inst2.IN_C[29]
IN_C[29] => SP:inst50.IN_C[29]
IN_C[29] => LV:inst51.IN_C[29]
IN_C[29] => CPP:inst52.IN_C[29]
IN_C[29] => TOS:inst53.IN_C[29]
IN_C[29] => OPC:inst4.IN_C[29]
IN_C[30] => MAR:inst.IN_C[30]
IN_C[30] => MDR:inst1.IN_C[30]
IN_C[30] => H:inst5.IN_C[30]
IN_C[30] => PC:inst2.IN_C[30]
IN_C[30] => SP:inst50.IN_C[30]
IN_C[30] => LV:inst51.IN_C[30]
IN_C[30] => CPP:inst52.IN_C[30]
IN_C[30] => TOS:inst53.IN_C[30]
IN_C[30] => OPC:inst4.IN_C[30]
IN_C[31] => MAR:inst.IN_C[31]
IN_C[31] => MDR:inst1.IN_C[31]
IN_C[31] => H:inst5.IN_C[31]
IN_C[31] => PC:inst2.IN_C[31]
IN_C[31] => SP:inst50.IN_C[31]
IN_C[31] => LV:inst51.IN_C[31]
IN_C[31] => CPP:inst52.IN_C[31]
IN_C[31] => TOS:inst53.IN_C[31]
IN_C[31] => OPC:inst4.IN_C[31]
MIR[0] => MAR:inst.MIR[0]
MIR[0] => MBR:inst3.MIR[0]
MIR[0] => MDR:inst1.MIR[0]
MIR[0] => H:inst5.MIR[0]
MIR[0] => PC:inst2.MIR[0]
MIR[0] => SP:inst50.MIR[0]
MIR[0] => LV:inst51.MIR[0]
MIR[0] => CPP:inst52.MIR[0]
MIR[0] => TOS:inst53.MIR[0]
MIR[0] => OPC:inst4.MIR[0]
MIR[1] => MAR:inst.MIR[1]
MIR[1] => MBR:inst3.MIR[1]
MIR[1] => MDR:inst1.MIR[1]
MIR[1] => H:inst5.MIR[1]
MIR[1] => PC:inst2.MIR[1]
MIR[1] => SP:inst50.MIR[1]
MIR[1] => LV:inst51.MIR[1]
MIR[1] => CPP:inst52.MIR[1]
MIR[1] => TOS:inst53.MIR[1]
MIR[1] => OPC:inst4.MIR[1]
MIR[2] => MAR:inst.MIR[2]
MIR[2] => MBR:inst3.MIR[2]
MIR[2] => MDR:inst1.MIR[2]
MIR[2] => H:inst5.MIR[2]
MIR[2] => PC:inst2.MIR[2]
MIR[2] => SP:inst50.MIR[2]
MIR[2] => LV:inst51.MIR[2]
MIR[2] => CPP:inst52.MIR[2]
MIR[2] => TOS:inst53.MIR[2]
MIR[2] => OPC:inst4.MIR[2]
MIR[3] => MAR:inst.MIR[3]
MIR[3] => MBR:inst3.MIR[3]
MIR[3] => MDR:inst1.MIR[3]
MIR[3] => H:inst5.MIR[3]
MIR[3] => PC:inst2.MIR[3]
MIR[3] => SP:inst50.MIR[3]
MIR[3] => LV:inst51.MIR[3]
MIR[3] => CPP:inst52.MIR[3]
MIR[3] => TOS:inst53.MIR[3]
MIR[3] => OPC:inst4.MIR[3]
MIR[4] => MAR:inst.MIR[4]
MIR[4] => MBR:inst3.MIR[4]
MIR[4] => MDR:inst1.MIR[4]
MIR[4] => H:inst5.MIR[4]
MIR[4] => PC:inst2.MIR[4]
MIR[4] => SP:inst50.MIR[4]
MIR[4] => LV:inst51.MIR[4]
MIR[4] => CPP:inst52.MIR[4]
MIR[4] => TOS:inst53.MIR[4]
MIR[4] => OPC:inst4.MIR[4]
MIR[5] => MAR:inst.MIR[5]
MIR[5] => MBR:inst3.MIR[5]
MIR[5] => MDR:inst1.MIR[5]
MIR[5] => H:inst5.MIR[5]
MIR[5] => PC:inst2.MIR[5]
MIR[5] => SP:inst50.MIR[5]
MIR[5] => LV:inst51.MIR[5]
MIR[5] => CPP:inst52.MIR[5]
MIR[5] => TOS:inst53.MIR[5]
MIR[5] => OPC:inst4.MIR[5]
MIR[6] => MAR:inst.MIR[6]
MIR[6] => MBR:inst3.MIR[6]
MIR[6] => MDR:inst1.MIR[6]
MIR[6] => H:inst5.MIR[6]
MIR[6] => PC:inst2.MIR[6]
MIR[6] => SP:inst50.MIR[6]
MIR[6] => LV:inst51.MIR[6]
MIR[6] => CPP:inst52.MIR[6]
MIR[6] => TOS:inst53.MIR[6]
MIR[6] => OPC:inst4.MIR[6]
MIR[7] => MAR:inst.MIR[7]
MIR[7] => MBR:inst3.MIR[7]
MIR[7] => MDR:inst1.MIR[7]
MIR[7] => H:inst5.MIR[7]
MIR[7] => PC:inst2.MIR[7]
MIR[7] => SP:inst50.MIR[7]
MIR[7] => LV:inst51.MIR[7]
MIR[7] => CPP:inst52.MIR[7]
MIR[7] => TOS:inst53.MIR[7]
MIR[7] => OPC:inst4.MIR[7]
MIR[8] => MAR:inst.MIR[8]
MIR[8] => MBR:inst3.MIR[8]
MIR[8] => MDR:inst1.MIR[8]
MIR[8] => H:inst5.MIR[8]
MIR[8] => PC:inst2.MIR[8]
MIR[8] => SP:inst50.MIR[8]
MIR[8] => LV:inst51.MIR[8]
MIR[8] => CPP:inst52.MIR[8]
MIR[8] => TOS:inst53.MIR[8]
MIR[8] => OPC:inst4.MIR[8]
MIR[9] => MAR:inst.MIR[9]
MIR[9] => MBR:inst3.MIR[9]
MIR[9] => MDR:inst1.MIR[9]
MIR[9] => H:inst5.MIR[9]
MIR[9] => PC:inst2.MIR[9]
MIR[9] => SP:inst50.MIR[9]
MIR[9] => LV:inst51.MIR[9]
MIR[9] => CPP:inst52.MIR[9]
MIR[9] => TOS:inst53.MIR[9]
MIR[9] => OPC:inst4.MIR[9]
MIR[10] => MAR:inst.MIR[10]
MIR[10] => MBR:inst3.MIR[10]
MIR[10] => MDR:inst1.MIR[10]
MIR[10] => H:inst5.MIR[10]
MIR[10] => PC:inst2.MIR[10]
MIR[10] => SP:inst50.MIR[10]
MIR[10] => LV:inst51.MIR[10]
MIR[10] => CPP:inst52.MIR[10]
MIR[10] => TOS:inst53.MIR[10]
MIR[10] => OPC:inst4.MIR[10]
MIR[11] => MAR:inst.MIR[11]
MIR[11] => MBR:inst3.MIR[11]
MIR[11] => MDR:inst1.MIR[11]
MIR[11] => H:inst5.MIR[11]
MIR[11] => PC:inst2.MIR[11]
MIR[11] => SP:inst50.MIR[11]
MIR[11] => LV:inst51.MIR[11]
MIR[11] => CPP:inst52.MIR[11]
MIR[11] => TOS:inst53.MIR[11]
MIR[11] => OPC:inst4.MIR[11]
MIR[12] => MAR:inst.MIR[12]
MIR[12] => MBR:inst3.MIR[12]
MIR[12] => MDR:inst1.MIR[12]
MIR[12] => H:inst5.MIR[12]
MIR[12] => PC:inst2.MIR[12]
MIR[12] => SP:inst50.MIR[12]
MIR[12] => LV:inst51.MIR[12]
MIR[12] => CPP:inst52.MIR[12]
MIR[12] => TOS:inst53.MIR[12]
MIR[12] => OPC:inst4.MIR[12]
MIR[13] => MAR:inst.MIR[13]
MIR[13] => MBR:inst3.MIR[13]
MIR[13] => MDR:inst1.MIR[13]
MIR[13] => H:inst5.MIR[13]
MIR[13] => PC:inst2.MIR[13]
MIR[13] => SP:inst50.MIR[13]
MIR[13] => LV:inst51.MIR[13]
MIR[13] => CPP:inst52.MIR[13]
MIR[13] => TOS:inst53.MIR[13]
MIR[13] => OPC:inst4.MIR[13]
MIR[14] => MAR:inst.MIR[14]
MIR[14] => MBR:inst3.MIR[14]
MIR[14] => MDR:inst1.MIR[14]
MIR[14] => H:inst5.MIR[14]
MIR[14] => PC:inst2.MIR[14]
MIR[14] => SP:inst50.MIR[14]
MIR[14] => LV:inst51.MIR[14]
MIR[14] => CPP:inst52.MIR[14]
MIR[14] => TOS:inst53.MIR[14]
MIR[14] => OPC:inst4.MIR[14]
MIR[15] => MAR:inst.MIR[15]
MIR[15] => MBR:inst3.MIR[15]
MIR[15] => MDR:inst1.MIR[15]
MIR[15] => H:inst5.MIR[15]
MIR[15] => PC:inst2.MIR[15]
MIR[15] => SP:inst50.MIR[15]
MIR[15] => LV:inst51.MIR[15]
MIR[15] => CPP:inst52.MIR[15]
MIR[15] => TOS:inst53.MIR[15]
MIR[15] => OPC:inst4.MIR[15]
MIR[16] => MAR:inst.MIR[16]
MIR[16] => MBR:inst3.MIR[16]
MIR[16] => MDR:inst1.MIR[16]
MIR[16] => H:inst5.MIR[16]
MIR[16] => PC:inst2.MIR[16]
MIR[16] => SP:inst50.MIR[16]
MIR[16] => LV:inst51.MIR[16]
MIR[16] => CPP:inst52.MIR[16]
MIR[16] => TOS:inst53.MIR[16]
MIR[16] => OPC:inst4.MIR[16]
MIR[17] => MAR:inst.MIR[17]
MIR[17] => MBR:inst3.MIR[17]
MIR[17] => MDR:inst1.MIR[17]
MIR[17] => H:inst5.MIR[17]
MIR[17] => PC:inst2.MIR[17]
MIR[17] => SP:inst50.MIR[17]
MIR[17] => LV:inst51.MIR[17]
MIR[17] => CPP:inst52.MIR[17]
MIR[17] => TOS:inst53.MIR[17]
MIR[17] => OPC:inst4.MIR[17]
MIR[18] => MAR:inst.MIR[18]
MIR[18] => MBR:inst3.MIR[18]
MIR[18] => MDR:inst1.MIR[18]
MIR[18] => H:inst5.MIR[18]
MIR[18] => PC:inst2.MIR[18]
MIR[18] => SP:inst50.MIR[18]
MIR[18] => LV:inst51.MIR[18]
MIR[18] => CPP:inst52.MIR[18]
MIR[18] => TOS:inst53.MIR[18]
MIR[18] => OPC:inst4.MIR[18]
MIR[19] => MAR:inst.MIR[19]
MIR[19] => MBR:inst3.MIR[19]
MIR[19] => MDR:inst1.MIR[19]
MIR[19] => H:inst5.MIR[19]
MIR[19] => PC:inst2.MIR[19]
MIR[19] => SP:inst50.MIR[19]
MIR[19] => LV:inst51.MIR[19]
MIR[19] => CPP:inst52.MIR[19]
MIR[19] => TOS:inst53.MIR[19]
MIR[19] => OPC:inst4.MIR[19]
MIR[20] => MAR:inst.MIR[20]
MIR[20] => MBR:inst3.MIR[20]
MIR[20] => MDR:inst1.MIR[20]
MIR[20] => H:inst5.MIR[20]
MIR[20] => PC:inst2.MIR[20]
MIR[20] => SP:inst50.MIR[20]
MIR[20] => LV:inst51.MIR[20]
MIR[20] => CPP:inst52.MIR[20]
MIR[20] => TOS:inst53.MIR[20]
MIR[20] => OPC:inst4.MIR[20]
MIR[21] => MAR:inst.MIR[21]
MIR[21] => MBR:inst3.MIR[21]
MIR[21] => MDR:inst1.MIR[21]
MIR[21] => H:inst5.MIR[21]
MIR[21] => PC:inst2.MIR[21]
MIR[21] => SP:inst50.MIR[21]
MIR[21] => LV:inst51.MIR[21]
MIR[21] => CPP:inst52.MIR[21]
MIR[21] => TOS:inst53.MIR[21]
MIR[21] => OPC:inst4.MIR[21]
MIR[22] => MAR:inst.MIR[22]
MIR[22] => MBR:inst3.MIR[22]
MIR[22] => MDR:inst1.MIR[22]
MIR[22] => H:inst5.MIR[22]
MIR[22] => PC:inst2.MIR[22]
MIR[22] => SP:inst50.MIR[22]
MIR[22] => LV:inst51.MIR[22]
MIR[22] => CPP:inst52.MIR[22]
MIR[22] => TOS:inst53.MIR[22]
MIR[22] => OPC:inst4.MIR[22]
MIR[23] => MAR:inst.MIR[23]
MIR[23] => MBR:inst3.MIR[23]
MIR[23] => MDR:inst1.MIR[23]
MIR[23] => H:inst5.MIR[23]
MIR[23] => PC:inst2.MIR[23]
MIR[23] => SP:inst50.MIR[23]
MIR[23] => LV:inst51.MIR[23]
MIR[23] => CPP:inst52.MIR[23]
MIR[23] => TOS:inst53.MIR[23]
MIR[23] => OPC:inst4.MIR[23]
MIR[24] => MAR:inst.MIR[24]
MIR[24] => MBR:inst3.MIR[24]
MIR[24] => MDR:inst1.MIR[24]
MIR[24] => H:inst5.MIR[24]
MIR[24] => PC:inst2.MIR[24]
MIR[24] => SP:inst50.MIR[24]
MIR[24] => LV:inst51.MIR[24]
MIR[24] => CPP:inst52.MIR[24]
MIR[24] => TOS:inst53.MIR[24]
MIR[24] => OPC:inst4.MIR[24]
MIR[25] => MAR:inst.MIR[25]
MIR[25] => MBR:inst3.MIR[25]
MIR[25] => MDR:inst1.MIR[25]
MIR[25] => H:inst5.MIR[25]
MIR[25] => PC:inst2.MIR[25]
MIR[25] => SP:inst50.MIR[25]
MIR[25] => LV:inst51.MIR[25]
MIR[25] => CPP:inst52.MIR[25]
MIR[25] => TOS:inst53.MIR[25]
MIR[25] => OPC:inst4.MIR[25]
MIR[26] => MAR:inst.MIR[26]
MIR[26] => MBR:inst3.MIR[26]
MIR[26] => MDR:inst1.MIR[26]
MIR[26] => H:inst5.MIR[26]
MIR[26] => PC:inst2.MIR[26]
MIR[26] => SP:inst50.MIR[26]
MIR[26] => LV:inst51.MIR[26]
MIR[26] => CPP:inst52.MIR[26]
MIR[26] => TOS:inst53.MIR[26]
MIR[26] => OPC:inst4.MIR[26]
MIR[27] => MAR:inst.MIR[27]
MIR[27] => MBR:inst3.MIR[27]
MIR[27] => MDR:inst1.MIR[27]
MIR[27] => H:inst5.MIR[27]
MIR[27] => PC:inst2.MIR[27]
MIR[27] => SP:inst50.MIR[27]
MIR[27] => LV:inst51.MIR[27]
MIR[27] => CPP:inst52.MIR[27]
MIR[27] => TOS:inst53.MIR[27]
MIR[27] => OPC:inst4.MIR[27]
MIR[28] => MAR:inst.MIR[28]
MIR[28] => MBR:inst3.MIR[28]
MIR[28] => MDR:inst1.MIR[28]
MIR[28] => H:inst5.MIR[28]
MIR[28] => PC:inst2.MIR[28]
MIR[28] => SP:inst50.MIR[28]
MIR[28] => LV:inst51.MIR[28]
MIR[28] => CPP:inst52.MIR[28]
MIR[28] => TOS:inst53.MIR[28]
MIR[28] => OPC:inst4.MIR[28]
MIR[29] => MAR:inst.MIR[29]
MIR[29] => MBR:inst3.MIR[29]
MIR[29] => MDR:inst1.MIR[29]
MIR[29] => H:inst5.MIR[29]
MIR[29] => PC:inst2.MIR[29]
MIR[29] => SP:inst50.MIR[29]
MIR[29] => LV:inst51.MIR[29]
MIR[29] => CPP:inst52.MIR[29]
MIR[29] => TOS:inst53.MIR[29]
MIR[29] => OPC:inst4.MIR[29]
MIR[30] => MAR:inst.MIR[30]
MIR[30] => MBR:inst3.MIR[30]
MIR[30] => MDR:inst1.MIR[30]
MIR[30] => H:inst5.MIR[30]
MIR[30] => PC:inst2.MIR[30]
MIR[30] => SP:inst50.MIR[30]
MIR[30] => LV:inst51.MIR[30]
MIR[30] => CPP:inst52.MIR[30]
MIR[30] => TOS:inst53.MIR[30]
MIR[30] => OPC:inst4.MIR[30]
MIR[31] => MAR:inst.MIR[31]
MIR[31] => MBR:inst3.MIR[31]
MIR[31] => MDR:inst1.MIR[31]
MIR[31] => H:inst5.MIR[31]
MIR[31] => PC:inst2.MIR[31]
MIR[31] => SP:inst50.MIR[31]
MIR[31] => LV:inst51.MIR[31]
MIR[31] => CPP:inst52.MIR[31]
MIR[31] => TOS:inst53.MIR[31]
MIR[31] => OPC:inst4.MIR[31]
MIR[32] => MAR:inst.MIR[32]
MIR[32] => MBR:inst3.MIR[32]
MIR[32] => MDR:inst1.MIR[32]
MIR[32] => H:inst5.MIR[32]
MIR[32] => PC:inst2.MIR[32]
MIR[32] => SP:inst50.MIR[32]
MIR[32] => LV:inst51.MIR[32]
MIR[32] => CPP:inst52.MIR[32]
MIR[32] => TOS:inst53.MIR[32]
MIR[32] => OPC:inst4.MIR[32]
MIR[33] => MAR:inst.MIR[33]
MIR[33] => MBR:inst3.MIR[33]
MIR[33] => MDR:inst1.MIR[33]
MIR[33] => H:inst5.MIR[33]
MIR[33] => PC:inst2.MIR[33]
MIR[33] => SP:inst50.MIR[33]
MIR[33] => LV:inst51.MIR[33]
MIR[33] => CPP:inst52.MIR[33]
MIR[33] => TOS:inst53.MIR[33]
MIR[33] => OPC:inst4.MIR[33]
MIR[34] => MAR:inst.MIR[34]
MIR[34] => MBR:inst3.MIR[34]
MIR[34] => MDR:inst1.MIR[34]
MIR[34] => H:inst5.MIR[34]
MIR[34] => PC:inst2.MIR[34]
MIR[34] => SP:inst50.MIR[34]
MIR[34] => LV:inst51.MIR[34]
MIR[34] => CPP:inst52.MIR[34]
MIR[34] => TOS:inst53.MIR[34]
MIR[34] => OPC:inst4.MIR[34]
MIR[35] => MAR:inst.MIR[35]
MIR[35] => MBR:inst3.MIR[35]
MIR[35] => MDR:inst1.MIR[35]
MIR[35] => H:inst5.MIR[35]
MIR[35] => PC:inst2.MIR[35]
MIR[35] => SP:inst50.MIR[35]
MIR[35] => LV:inst51.MIR[35]
MIR[35] => CPP:inst52.MIR[35]
MIR[35] => TOS:inst53.MIR[35]
MIR[35] => OPC:inst4.MIR[35]
MBR_OUT[0] <= MBR:inst3.OUT_MBR[0]
MBR_OUT[1] <= MBR:inst3.OUT_MBR[1]
MBR_OUT[2] <= MBR:inst3.OUT_MBR[2]
MBR_OUT[3] <= MBR:inst3.OUT_MBR[3]
MBR_OUT[4] <= MBR:inst3.OUT_MBR[4]
MBR_OUT[5] <= MBR:inst3.OUT_MBR[5]
MBR_OUT[6] <= MBR:inst3.OUT_MBR[6]
MBR_OUT[7] <= MBR:inst3.OUT_MBR[7]
MBR_IN[0] => MBR:inst3.PROGRAM_BYTE[0]
MBR_IN[1] => MBR:inst3.PROGRAM_BYTE[1]
MBR_IN[2] => MBR:inst3.PROGRAM_BYTE[2]
MBR_IN[3] => MBR:inst3.PROGRAM_BYTE[3]
MBR_IN[4] => MBR:inst3.PROGRAM_BYTE[4]
MBR_IN[5] => MBR:inst3.PROGRAM_BYTE[5]
MBR_IN[6] => MBR:inst3.PROGRAM_BYTE[6]
MBR_IN[7] => MBR:inst3.PROGRAM_BYTE[7]
MDR_OUT[0] <= MDR:inst1.DATA_OUT[0]
MDR_OUT[1] <= MDR:inst1.DATA_OUT[1]
MDR_OUT[2] <= MDR:inst1.DATA_OUT[2]
MDR_OUT[3] <= MDR:inst1.DATA_OUT[3]
MDR_OUT[4] <= MDR:inst1.DATA_OUT[4]
MDR_OUT[5] <= MDR:inst1.DATA_OUT[5]
MDR_OUT[6] <= MDR:inst1.DATA_OUT[6]
MDR_OUT[7] <= MDR:inst1.DATA_OUT[7]
MDR_OUT[8] <= MDR:inst1.DATA_OUT[8]
MDR_OUT[9] <= MDR:inst1.DATA_OUT[9]
MDR_OUT[10] <= MDR:inst1.DATA_OUT[10]
MDR_OUT[11] <= MDR:inst1.DATA_OUT[11]
MDR_OUT[12] <= MDR:inst1.DATA_OUT[12]
MDR_OUT[13] <= MDR:inst1.DATA_OUT[13]
MDR_OUT[14] <= MDR:inst1.DATA_OUT[14]
MDR_OUT[15] <= MDR:inst1.DATA_OUT[15]
MDR_OUT[16] <= MDR:inst1.DATA_OUT[16]
MDR_OUT[17] <= MDR:inst1.DATA_OUT[17]
MDR_OUT[18] <= MDR:inst1.DATA_OUT[18]
MDR_OUT[19] <= MDR:inst1.DATA_OUT[19]
MDR_OUT[20] <= MDR:inst1.DATA_OUT[20]
MDR_OUT[21] <= MDR:inst1.DATA_OUT[21]
MDR_OUT[22] <= MDR:inst1.DATA_OUT[22]
MDR_OUT[23] <= MDR:inst1.DATA_OUT[23]
MDR_OUT[24] <= MDR:inst1.DATA_OUT[24]
MDR_OUT[25] <= MDR:inst1.DATA_OUT[25]
MDR_OUT[26] <= MDR:inst1.DATA_OUT[26]
MDR_OUT[27] <= MDR:inst1.DATA_OUT[27]
MDR_OUT[28] <= MDR:inst1.DATA_OUT[28]
MDR_OUT[29] <= MDR:inst1.DATA_OUT[29]
MDR_OUT[30] <= MDR:inst1.DATA_OUT[30]
MDR_OUT[31] <= MDR:inst1.DATA_OUT[31]
MDR_IN[0] => MDR:inst1.DATA_IN[0]
MDR_IN[1] => MDR:inst1.DATA_IN[1]
MDR_IN[2] => MDR:inst1.DATA_IN[2]
MDR_IN[3] => MDR:inst1.DATA_IN[3]
MDR_IN[4] => MDR:inst1.DATA_IN[4]
MDR_IN[5] => MDR:inst1.DATA_IN[5]
MDR_IN[6] => MDR:inst1.DATA_IN[6]
MDR_IN[7] => MDR:inst1.DATA_IN[7]
MDR_IN[8] => MDR:inst1.DATA_IN[8]
MDR_IN[9] => MDR:inst1.DATA_IN[9]
MDR_IN[10] => MDR:inst1.DATA_IN[10]
MDR_IN[11] => MDR:inst1.DATA_IN[11]
MDR_IN[12] => MDR:inst1.DATA_IN[12]
MDR_IN[13] => MDR:inst1.DATA_IN[13]
MDR_IN[14] => MDR:inst1.DATA_IN[14]
MDR_IN[15] => MDR:inst1.DATA_IN[15]
MDR_IN[16] => MDR:inst1.DATA_IN[16]
MDR_IN[17] => MDR:inst1.DATA_IN[17]
MDR_IN[18] => MDR:inst1.DATA_IN[18]
MDR_IN[19] => MDR:inst1.DATA_IN[19]
MDR_IN[20] => MDR:inst1.DATA_IN[20]
MDR_IN[21] => MDR:inst1.DATA_IN[21]
MDR_IN[22] => MDR:inst1.DATA_IN[22]
MDR_IN[23] => MDR:inst1.DATA_IN[23]
MDR_IN[24] => MDR:inst1.DATA_IN[24]
MDR_IN[25] => MDR:inst1.DATA_IN[25]
MDR_IN[26] => MDR:inst1.DATA_IN[26]
MDR_IN[27] => MDR:inst1.DATA_IN[27]
MDR_IN[28] => MDR:inst1.DATA_IN[28]
MDR_IN[29] => MDR:inst1.DATA_IN[29]
MDR_IN[30] => MDR:inst1.DATA_IN[30]
MDR_IN[31] => MDR:inst1.DATA_IN[31]
OUT_A[0] <= H:inst5.OUT_B[0]
OUT_A[1] <= H:inst5.OUT_B[1]
OUT_A[2] <= H:inst5.OUT_B[2]
OUT_A[3] <= H:inst5.OUT_B[3]
OUT_A[4] <= H:inst5.OUT_B[4]
OUT_A[5] <= H:inst5.OUT_B[5]
OUT_A[6] <= H:inst5.OUT_B[6]
OUT_A[7] <= H:inst5.OUT_B[7]
OUT_A[8] <= H:inst5.OUT_B[8]
OUT_A[9] <= H:inst5.OUT_B[9]
OUT_A[10] <= H:inst5.OUT_B[10]
OUT_A[11] <= H:inst5.OUT_B[11]
OUT_A[12] <= H:inst5.OUT_B[12]
OUT_A[13] <= H:inst5.OUT_B[13]
OUT_A[14] <= H:inst5.OUT_B[14]
OUT_A[15] <= H:inst5.OUT_B[15]
OUT_A[16] <= H:inst5.OUT_B[16]
OUT_A[17] <= H:inst5.OUT_B[17]
OUT_A[18] <= H:inst5.OUT_B[18]
OUT_A[19] <= H:inst5.OUT_B[19]
OUT_A[20] <= H:inst5.OUT_B[20]
OUT_A[21] <= H:inst5.OUT_B[21]
OUT_A[22] <= H:inst5.OUT_B[22]
OUT_A[23] <= H:inst5.OUT_B[23]
OUT_A[24] <= H:inst5.OUT_B[24]
OUT_A[25] <= H:inst5.OUT_B[25]
OUT_A[26] <= H:inst5.OUT_B[26]
OUT_A[27] <= H:inst5.OUT_B[27]
OUT_A[28] <= H:inst5.OUT_B[28]
OUT_A[29] <= H:inst5.OUT_B[29]
OUT_A[30] <= H:inst5.OUT_B[30]
OUT_A[31] <= H:inst5.OUT_B[31]
OUT_B[0] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC:inst2.PROGRAM_COUNTER[0]
PC[1] <= PC:inst2.PROGRAM_COUNTER[1]
PC[2] <= PC:inst2.PROGRAM_COUNTER[2]
PC[3] <= PC:inst2.PROGRAM_COUNTER[3]
PC[4] <= PC:inst2.PROGRAM_COUNTER[4]
PC[5] <= PC:inst2.PROGRAM_COUNTER[5]
PC[6] <= PC:inst2.PROGRAM_COUNTER[6]
PC[7] <= PC:inst2.PROGRAM_COUNTER[7]
PC[8] <= PC:inst2.PROGRAM_COUNTER[8]
PC[9] <= PC:inst2.PROGRAM_COUNTER[9]
PC[10] <= PC:inst2.PROGRAM_COUNTER[10]
PC[11] <= PC:inst2.PROGRAM_COUNTER[11]
PC[12] <= PC:inst2.PROGRAM_COUNTER[12]
PC[13] <= PC:inst2.PROGRAM_COUNTER[13]
PC[14] <= PC:inst2.PROGRAM_COUNTER[14]
PC[15] <= PC:inst2.PROGRAM_COUNTER[15]
PC[16] <= PC:inst2.PROGRAM_COUNTER[16]
PC[17] <= PC:inst2.PROGRAM_COUNTER[17]
PC[18] <= PC:inst2.PROGRAM_COUNTER[18]
PC[19] <= PC:inst2.PROGRAM_COUNTER[19]
PC[20] <= PC:inst2.PROGRAM_COUNTER[20]
PC[21] <= PC:inst2.PROGRAM_COUNTER[21]
PC[22] <= PC:inst2.PROGRAM_COUNTER[22]
PC[23] <= PC:inst2.PROGRAM_COUNTER[23]
PC[24] <= PC:inst2.PROGRAM_COUNTER[24]
PC[25] <= PC:inst2.PROGRAM_COUNTER[25]
PC[26] <= PC:inst2.PROGRAM_COUNTER[26]
PC[27] <= PC:inst2.PROGRAM_COUNTER[27]
PC[28] <= PC:inst2.PROGRAM_COUNTER[28]
PC[29] <= PC:inst2.PROGRAM_COUNTER[29]
PC[30] <= PC:inst2.PROGRAM_COUNTER[30]
PC[31] <= PC:inst2.PROGRAM_COUNTER[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MAR:inst
DATA_ADDR[0] <= REGISTER32bit:inst1.OUTPUT_MEM[0]
DATA_ADDR[1] <= REGISTER32bit:inst1.OUTPUT_MEM[1]
DATA_ADDR[2] <= REGISTER32bit:inst1.OUTPUT_MEM[2]
DATA_ADDR[3] <= REGISTER32bit:inst1.OUTPUT_MEM[3]
DATA_ADDR[4] <= REGISTER32bit:inst1.OUTPUT_MEM[4]
DATA_ADDR[5] <= REGISTER32bit:inst1.OUTPUT_MEM[5]
DATA_ADDR[6] <= REGISTER32bit:inst1.OUTPUT_MEM[6]
DATA_ADDR[7] <= REGISTER32bit:inst1.OUTPUT_MEM[7]
DATA_ADDR[8] <= REGISTER32bit:inst1.OUTPUT_MEM[8]
DATA_ADDR[9] <= REGISTER32bit:inst1.OUTPUT_MEM[9]
DATA_ADDR[10] <= REGISTER32bit:inst1.OUTPUT_MEM[10]
DATA_ADDR[11] <= REGISTER32bit:inst1.OUTPUT_MEM[11]
DATA_ADDR[12] <= REGISTER32bit:inst1.OUTPUT_MEM[12]
DATA_ADDR[13] <= REGISTER32bit:inst1.OUTPUT_MEM[13]
DATA_ADDR[14] <= REGISTER32bit:inst1.OUTPUT_MEM[14]
DATA_ADDR[15] <= REGISTER32bit:inst1.OUTPUT_MEM[15]
DATA_ADDR[16] <= REGISTER32bit:inst1.OUTPUT_MEM[16]
DATA_ADDR[17] <= REGISTER32bit:inst1.OUTPUT_MEM[17]
DATA_ADDR[18] <= REGISTER32bit:inst1.OUTPUT_MEM[18]
DATA_ADDR[19] <= REGISTER32bit:inst1.OUTPUT_MEM[19]
DATA_ADDR[20] <= REGISTER32bit:inst1.OUTPUT_MEM[20]
DATA_ADDR[21] <= REGISTER32bit:inst1.OUTPUT_MEM[21]
DATA_ADDR[22] <= REGISTER32bit:inst1.OUTPUT_MEM[22]
DATA_ADDR[23] <= REGISTER32bit:inst1.OUTPUT_MEM[23]
DATA_ADDR[24] <= REGISTER32bit:inst1.OUTPUT_MEM[24]
DATA_ADDR[25] <= REGISTER32bit:inst1.OUTPUT_MEM[25]
DATA_ADDR[26] <= REGISTER32bit:inst1.OUTPUT_MEM[26]
DATA_ADDR[27] <= REGISTER32bit:inst1.OUTPUT_MEM[27]
DATA_ADDR[28] <= REGISTER32bit:inst1.OUTPUT_MEM[28]
DATA_ADDR[29] <= REGISTER32bit:inst1.OUTPUT_MEM[29]
DATA_ADDR[30] <= REGISTER32bit:inst1.OUTPUT_MEM[30]
DATA_ADDR[31] <= REGISTER32bit:inst1.OUTPUT_MEM[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => REGISTER32bit:inst1.WRITE_EN
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MAR:inst|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3
OUT_B[0] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[1] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[2] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[3] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[4] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[5] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[6] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[7] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[8] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[9] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[10] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[11] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[12] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[13] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[14] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[15] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[16] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[17] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[18] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[19] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[20] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[21] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[22] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[23] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[24] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[25] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[26] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[27] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[28] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[29] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[30] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
OUT_B[31] <= OUT_B.DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER32bit:inst5.LOAD
LOAD => REGISTER32bit:inst1.LOAD
CLOCK => inst14.IN0
CLOCK => REGISTER32bit:inst5.CLOCK
CLOCK => REGISTER32bit:inst1.CLOCK
MIR[0] => inst9.IN0
MIR[0] => inst11.IN0
MIR[1] => inst9.IN1
MIR[1] => inst10.IN0
MIR[2] => inst12.IN1
MIR[2] => inst11.IN1
MIR[3] => inst12.IN0
MIR[3] => inst11.IN2
MIR[4] => inst13.DATAIN
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
PROGRAM_BYTE[0] => mbr_extensor:inst2.MBR_MEM[0]
PROGRAM_BYTE[1] => mbr_extensor:inst2.MBR_MEM[1]
PROGRAM_BYTE[2] => mbr_extensor:inst2.MBR_MEM[2]
PROGRAM_BYTE[3] => mbr_extensor:inst2.MBR_MEM[3]
PROGRAM_BYTE[4] => mbr_extensor:inst2.MBR_MEM[4]
PROGRAM_BYTE[5] => mbr_extensor:inst2.MBR_MEM[5]
PROGRAM_BYTE[6] => mbr_extensor:inst2.MBR_MEM[6]
PROGRAM_BYTE[7] => mbr_extensor:inst2.MBR_MEM[7]
OUT_MBR[0] <= OUTPUT_MEM[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[1] <= OUTPUT_MEM[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[2] <= OUTPUT_MEM[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[3] <= OUTPUT_MEM[3].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[4] <= OUTPUT_MEM[4].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[5] <= OUTPUT_MEM[5].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[6] <= OUTPUT_MEM[6].DB_MAX_OUTPUT_PORT_TYPE
OUT_MBR[7] <= OUTPUT_MEM[7].DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst5|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|mbr_extensor:inst2
MBR_OUT[0] <= MBR_MEM[0].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[1] <= MBR_MEM[1].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[2] <= MBR_MEM[2].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[3] <= MBR_MEM[3].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[4] <= MBR_MEM[4].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[5] <= MBR_MEM[5].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[6] <= MBR_MEM[6].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[7] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[8] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[9] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[10] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[11] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[12] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[13] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[14] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[15] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[16] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[17] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[18] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[19] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[20] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[21] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[22] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[23] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[24] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[25] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[26] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[27] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[28] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[29] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[30] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_OUT[31] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBR_MEM[0] => MBR_OUT[0].DATAIN
MBR_MEM[0] => MBRU_OUT[0].DATAIN
MBR_MEM[1] => MBR_OUT[1].DATAIN
MBR_MEM[1] => MBRU_OUT[1].DATAIN
MBR_MEM[2] => MBR_OUT[2].DATAIN
MBR_MEM[2] => MBRU_OUT[2].DATAIN
MBR_MEM[3] => MBR_OUT[3].DATAIN
MBR_MEM[3] => MBRU_OUT[3].DATAIN
MBR_MEM[4] => MBR_OUT[4].DATAIN
MBR_MEM[4] => MBRU_OUT[4].DATAIN
MBR_MEM[5] => MBR_OUT[5].DATAIN
MBR_MEM[5] => MBRU_OUT[5].DATAIN
MBR_MEM[6] => MBR_OUT[6].DATAIN
MBR_MEM[6] => MBRU_OUT[6].DATAIN
MBR_MEM[7] => MBR_OUT[7].DATAIN
MBR_MEM[7] => MBR_OUT[31].DATAIN
MBR_MEM[7] => MBR_OUT[30].DATAIN
MBR_MEM[7] => MBR_OUT[29].DATAIN
MBR_MEM[7] => MBR_OUT[28].DATAIN
MBR_MEM[7] => MBR_OUT[27].DATAIN
MBR_MEM[7] => MBR_OUT[26].DATAIN
MBR_MEM[7] => MBR_OUT[25].DATAIN
MBR_MEM[7] => MBR_OUT[24].DATAIN
MBR_MEM[7] => MBR_OUT[23].DATAIN
MBR_MEM[7] => MBR_OUT[22].DATAIN
MBR_MEM[7] => MBR_OUT[21].DATAIN
MBR_MEM[7] => MBR_OUT[20].DATAIN
MBR_MEM[7] => MBR_OUT[19].DATAIN
MBR_MEM[7] => MBR_OUT[18].DATAIN
MBR_MEM[7] => MBR_OUT[17].DATAIN
MBR_MEM[7] => MBR_OUT[16].DATAIN
MBR_MEM[7] => MBR_OUT[15].DATAIN
MBR_MEM[7] => MBR_OUT[14].DATAIN
MBR_MEM[7] => MBR_OUT[13].DATAIN
MBR_MEM[7] => MBR_OUT[12].DATAIN
MBR_MEM[7] => MBR_OUT[11].DATAIN
MBR_MEM[7] => MBR_OUT[10].DATAIN
MBR_MEM[7] => MBR_OUT[9].DATAIN
MBR_MEM[7] => MBR_OUT[8].DATAIN
MBR_MEM[7] => MBRU_OUT[7].DATAIN
MBRU_OUT[0] <= MBR_MEM[0].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[1] <= MBR_MEM[1].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[2] <= MBR_MEM[2].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[3] <= MBR_MEM[3].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[4] <= MBR_MEM[4].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[5] <= MBR_MEM[5].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[6] <= MBR_MEM[6].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[7] <= MBR_MEM[7].DB_MAX_OUTPUT_PORT_TYPE
MBRU_OUT[8] <= <GND>
MBRU_OUT[9] <= <GND>
MBRU_OUT[10] <= <GND>
MBRU_OUT[11] <= <GND>
MBRU_OUT[12] <= <GND>
MBRU_OUT[13] <= <GND>
MBRU_OUT[14] <= <GND>
MBRU_OUT[15] <= <GND>
MBRU_OUT[16] <= <GND>
MBRU_OUT[17] <= <GND>
MBRU_OUT[18] <= <GND>
MBRU_OUT[19] <= <GND>
MBRU_OUT[20] <= <GND>
MBRU_OUT[21] <= <GND>
MBRU_OUT[22] <= <GND>
MBRU_OUT[23] <= <GND>
MBRU_OUT[24] <= <GND>
MBRU_OUT[25] <= <GND>
MBRU_OUT[26] <= <GND>
MBRU_OUT[27] <= <GND>
MBRU_OUT[28] <= <GND>
MBRU_OUT[29] <= <GND>
MBRU_OUT[30] <= <GND>
MBRU_OUT[31] <= <GND>


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MBR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MDR:inst1
DATA_OUT[0] <= REGISTER32bit:inst1.OUTPUT_MEM[0]
DATA_OUT[1] <= REGISTER32bit:inst1.OUTPUT_MEM[1]
DATA_OUT[2] <= REGISTER32bit:inst1.OUTPUT_MEM[2]
DATA_OUT[3] <= REGISTER32bit:inst1.OUTPUT_MEM[3]
DATA_OUT[4] <= REGISTER32bit:inst1.OUTPUT_MEM[4]
DATA_OUT[5] <= REGISTER32bit:inst1.OUTPUT_MEM[5]
DATA_OUT[6] <= REGISTER32bit:inst1.OUTPUT_MEM[6]
DATA_OUT[7] <= REGISTER32bit:inst1.OUTPUT_MEM[7]
DATA_OUT[8] <= REGISTER32bit:inst1.OUTPUT_MEM[8]
DATA_OUT[9] <= REGISTER32bit:inst1.OUTPUT_MEM[9]
DATA_OUT[10] <= REGISTER32bit:inst1.OUTPUT_MEM[10]
DATA_OUT[11] <= REGISTER32bit:inst1.OUTPUT_MEM[11]
DATA_OUT[12] <= REGISTER32bit:inst1.OUTPUT_MEM[12]
DATA_OUT[13] <= REGISTER32bit:inst1.OUTPUT_MEM[13]
DATA_OUT[14] <= REGISTER32bit:inst1.OUTPUT_MEM[14]
DATA_OUT[15] <= REGISTER32bit:inst1.OUTPUT_MEM[15]
DATA_OUT[16] <= REGISTER32bit:inst1.OUTPUT_MEM[16]
DATA_OUT[17] <= REGISTER32bit:inst1.OUTPUT_MEM[17]
DATA_OUT[18] <= REGISTER32bit:inst1.OUTPUT_MEM[18]
DATA_OUT[19] <= REGISTER32bit:inst1.OUTPUT_MEM[19]
DATA_OUT[20] <= REGISTER32bit:inst1.OUTPUT_MEM[20]
DATA_OUT[21] <= REGISTER32bit:inst1.OUTPUT_MEM[21]
DATA_OUT[22] <= REGISTER32bit:inst1.OUTPUT_MEM[22]
DATA_OUT[23] <= REGISTER32bit:inst1.OUTPUT_MEM[23]
DATA_OUT[24] <= REGISTER32bit:inst1.OUTPUT_MEM[24]
DATA_OUT[25] <= REGISTER32bit:inst1.OUTPUT_MEM[25]
DATA_OUT[26] <= REGISTER32bit:inst1.OUTPUT_MEM[26]
DATA_OUT[27] <= REGISTER32bit:inst1.OUTPUT_MEM[27]
DATA_OUT[28] <= REGISTER32bit:inst1.OUTPUT_MEM[28]
DATA_OUT[29] <= REGISTER32bit:inst1.OUTPUT_MEM[29]
DATA_OUT[30] <= REGISTER32bit:inst1.OUTPUT_MEM[30]
DATA_OUT[31] <= REGISTER32bit:inst1.OUTPUT_MEM[31]
CLOCK => inst18.IN0
CLOCK => REGISTER32bit:inst1.CLOCK
MIR[0] => inst15.IN2
MIR[1] => inst15.IN0
MIR[2] => inst15.IN1
MIR[3] => inst15.IN3
MIR[4] => ~NO_FANOUT~
MIR[5] => inst13.DATAIN
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => inst.IN0
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
LOAD => REGISTER32bit:inst1.LOAD
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]
DATA_IN[0] => REGISTER32bit:inst1.IN_MEM[0]
DATA_IN[1] => REGISTER32bit:inst1.IN_MEM[1]
DATA_IN[2] => REGISTER32bit:inst1.IN_MEM[2]
DATA_IN[3] => REGISTER32bit:inst1.IN_MEM[3]
DATA_IN[4] => REGISTER32bit:inst1.IN_MEM[4]
DATA_IN[5] => REGISTER32bit:inst1.IN_MEM[5]
DATA_IN[6] => REGISTER32bit:inst1.IN_MEM[6]
DATA_IN[7] => REGISTER32bit:inst1.IN_MEM[7]
DATA_IN[8] => REGISTER32bit:inst1.IN_MEM[8]
DATA_IN[9] => REGISTER32bit:inst1.IN_MEM[9]
DATA_IN[10] => REGISTER32bit:inst1.IN_MEM[10]
DATA_IN[11] => REGISTER32bit:inst1.IN_MEM[11]
DATA_IN[12] => REGISTER32bit:inst1.IN_MEM[12]
DATA_IN[13] => REGISTER32bit:inst1.IN_MEM[13]
DATA_IN[14] => REGISTER32bit:inst1.IN_MEM[14]
DATA_IN[15] => REGISTER32bit:inst1.IN_MEM[15]
DATA_IN[16] => REGISTER32bit:inst1.IN_MEM[16]
DATA_IN[17] => REGISTER32bit:inst1.IN_MEM[17]
DATA_IN[18] => REGISTER32bit:inst1.IN_MEM[18]
DATA_IN[19] => REGISTER32bit:inst1.IN_MEM[19]
DATA_IN[20] => REGISTER32bit:inst1.IN_MEM[20]
DATA_IN[21] => REGISTER32bit:inst1.IN_MEM[21]
DATA_IN[22] => REGISTER32bit:inst1.IN_MEM[22]
DATA_IN[23] => REGISTER32bit:inst1.IN_MEM[23]
DATA_IN[24] => REGISTER32bit:inst1.IN_MEM[24]
DATA_IN[25] => REGISTER32bit:inst1.IN_MEM[25]
DATA_IN[26] => REGISTER32bit:inst1.IN_MEM[26]
DATA_IN[27] => REGISTER32bit:inst1.IN_MEM[27]
DATA_IN[28] => REGISTER32bit:inst1.IN_MEM[28]
DATA_IN[29] => REGISTER32bit:inst1.IN_MEM[29]
DATA_IN[30] => REGISTER32bit:inst1.IN_MEM[30]
DATA_IN[31] => REGISTER32bit:inst1.IN_MEM[31]
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|MDR:inst1|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|H:inst5
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => ~NO_FANOUT~
MIR[1] => ~NO_FANOUT~
MIR[2] => ~NO_FANOUT~
MIR[3] => ~NO_FANOUT~
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => REGISTER32bit:inst1.WRITE_EN
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|H:inst5|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|PC:inst2
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => inst10.IN0
MIR[1] => inst11.IN0
MIR[2] => inst11.IN1
MIR[3] => inst11.IN2
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => REGISTER32bit:inst1.WRITE_EN
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]
PROGRAM_COUNTER[0] <= REGISTER32bit:inst1.OUTPUT_MEM[0]
PROGRAM_COUNTER[1] <= REGISTER32bit:inst1.OUTPUT_MEM[1]
PROGRAM_COUNTER[2] <= REGISTER32bit:inst1.OUTPUT_MEM[2]
PROGRAM_COUNTER[3] <= REGISTER32bit:inst1.OUTPUT_MEM[3]
PROGRAM_COUNTER[4] <= REGISTER32bit:inst1.OUTPUT_MEM[4]
PROGRAM_COUNTER[5] <= REGISTER32bit:inst1.OUTPUT_MEM[5]
PROGRAM_COUNTER[6] <= REGISTER32bit:inst1.OUTPUT_MEM[6]
PROGRAM_COUNTER[7] <= REGISTER32bit:inst1.OUTPUT_MEM[7]
PROGRAM_COUNTER[8] <= REGISTER32bit:inst1.OUTPUT_MEM[8]
PROGRAM_COUNTER[9] <= REGISTER32bit:inst1.OUTPUT_MEM[9]
PROGRAM_COUNTER[10] <= REGISTER32bit:inst1.OUTPUT_MEM[10]
PROGRAM_COUNTER[11] <= REGISTER32bit:inst1.OUTPUT_MEM[11]
PROGRAM_COUNTER[12] <= REGISTER32bit:inst1.OUTPUT_MEM[12]
PROGRAM_COUNTER[13] <= REGISTER32bit:inst1.OUTPUT_MEM[13]
PROGRAM_COUNTER[14] <= REGISTER32bit:inst1.OUTPUT_MEM[14]
PROGRAM_COUNTER[15] <= REGISTER32bit:inst1.OUTPUT_MEM[15]
PROGRAM_COUNTER[16] <= REGISTER32bit:inst1.OUTPUT_MEM[16]
PROGRAM_COUNTER[17] <= REGISTER32bit:inst1.OUTPUT_MEM[17]
PROGRAM_COUNTER[18] <= REGISTER32bit:inst1.OUTPUT_MEM[18]
PROGRAM_COUNTER[19] <= REGISTER32bit:inst1.OUTPUT_MEM[19]
PROGRAM_COUNTER[20] <= REGISTER32bit:inst1.OUTPUT_MEM[20]
PROGRAM_COUNTER[21] <= REGISTER32bit:inst1.OUTPUT_MEM[21]
PROGRAM_COUNTER[22] <= REGISTER32bit:inst1.OUTPUT_MEM[22]
PROGRAM_COUNTER[23] <= REGISTER32bit:inst1.OUTPUT_MEM[23]
PROGRAM_COUNTER[24] <= REGISTER32bit:inst1.OUTPUT_MEM[24]
PROGRAM_COUNTER[25] <= REGISTER32bit:inst1.OUTPUT_MEM[25]
PROGRAM_COUNTER[26] <= REGISTER32bit:inst1.OUTPUT_MEM[26]
PROGRAM_COUNTER[27] <= REGISTER32bit:inst1.OUTPUT_MEM[27]
PROGRAM_COUNTER[28] <= REGISTER32bit:inst1.OUTPUT_MEM[28]
PROGRAM_COUNTER[29] <= REGISTER32bit:inst1.OUTPUT_MEM[29]
PROGRAM_COUNTER[30] <= REGISTER32bit:inst1.OUTPUT_MEM[30]
PROGRAM_COUNTER[31] <= REGISTER32bit:inst1.OUTPUT_MEM[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|PC:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => inst11.IN0
MIR[1] => inst11.IN1
MIR[2] => inst10.IN0
MIR[3] => inst11.IN2
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => REGISTER32bit:inst1.WRITE_EN
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|SP:inst50|LV_initial_address:inst2
LV_INIT[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[5] <= inst5[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[6] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[7] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[8] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[9] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[10] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[11] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[12] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[13] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[14] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[15] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[16] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[17] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[18] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[19] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[20] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[21] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[22] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[23] <= inst2[16].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[24] <= inst2[17].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[25] <= inst2[18].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[26] <= inst2[19].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[27] <= inst2[20].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[28] <= inst2[21].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[29] <= inst2[22].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[30] <= inst2[23].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[31] <= inst2[24].DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => inst5.IN0
MIR[1] => inst4.IN1
MIR[2] => inst5.IN1
MIR[3] => inst4.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => REGISTER32bit:inst1.WRITE_EN
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|LV:inst51|LV_initial_address:inst2
LV_INIT[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[4] <= inst5[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[5] <= inst5[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[6] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[7] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[8] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[9] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[10] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[11] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[12] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[13] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[14] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[15] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[16] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[17] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[18] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[19] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[20] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[21] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[22] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[23] <= inst2[16].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[24] <= inst2[17].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[25] <= inst2[18].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[26] <= inst2[19].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[27] <= inst2[20].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[28] <= inst2[21].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[29] <= inst2[22].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[30] <= inst2[23].DB_MAX_OUTPUT_PORT_TYPE
LV_INIT[31] <= inst2[24].DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => inst5.IN1
MIR[1] => inst4.IN0
MIR[2] => inst4.IN1
MIR[3] => inst5.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => REGISTER32bit:inst1.WRITE_EN
MIR[13] => ~NO_FANOUT~
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|CPP:inst52|CPP_initial_address:inst6
CPP_INIT[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[4] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[5] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[6] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[7] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[8] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[9] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[10] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[11] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[12] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[13] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[14] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[15] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[16] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[17] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[18] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[19] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[20] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[21] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[22] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[23] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[24] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[25] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[26] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[27] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[28] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[29] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[30] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
CPP_INIT[31] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|TOS:inst53
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => inst6.IN0
MIR[1] => inst6.IN1
MIR[2] => inst6.IN2
MIR[3] => inst7.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => REGISTER32bit:inst1.WRITE_EN
MIR[14] => ~NO_FANOUT~
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|TOS:inst53|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|OPC:inst4
OUT_B[0] <= REGISTER32bit:inst1.OUTPUT[0]
OUT_B[1] <= REGISTER32bit:inst1.OUTPUT[1]
OUT_B[2] <= REGISTER32bit:inst1.OUTPUT[2]
OUT_B[3] <= REGISTER32bit:inst1.OUTPUT[3]
OUT_B[4] <= REGISTER32bit:inst1.OUTPUT[4]
OUT_B[5] <= REGISTER32bit:inst1.OUTPUT[5]
OUT_B[6] <= REGISTER32bit:inst1.OUTPUT[6]
OUT_B[7] <= REGISTER32bit:inst1.OUTPUT[7]
OUT_B[8] <= REGISTER32bit:inst1.OUTPUT[8]
OUT_B[9] <= REGISTER32bit:inst1.OUTPUT[9]
OUT_B[10] <= REGISTER32bit:inst1.OUTPUT[10]
OUT_B[11] <= REGISTER32bit:inst1.OUTPUT[11]
OUT_B[12] <= REGISTER32bit:inst1.OUTPUT[12]
OUT_B[13] <= REGISTER32bit:inst1.OUTPUT[13]
OUT_B[14] <= REGISTER32bit:inst1.OUTPUT[14]
OUT_B[15] <= REGISTER32bit:inst1.OUTPUT[15]
OUT_B[16] <= REGISTER32bit:inst1.OUTPUT[16]
OUT_B[17] <= REGISTER32bit:inst1.OUTPUT[17]
OUT_B[18] <= REGISTER32bit:inst1.OUTPUT[18]
OUT_B[19] <= REGISTER32bit:inst1.OUTPUT[19]
OUT_B[20] <= REGISTER32bit:inst1.OUTPUT[20]
OUT_B[21] <= REGISTER32bit:inst1.OUTPUT[21]
OUT_B[22] <= REGISTER32bit:inst1.OUTPUT[22]
OUT_B[23] <= REGISTER32bit:inst1.OUTPUT[23]
OUT_B[24] <= REGISTER32bit:inst1.OUTPUT[24]
OUT_B[25] <= REGISTER32bit:inst1.OUTPUT[25]
OUT_B[26] <= REGISTER32bit:inst1.OUTPUT[26]
OUT_B[27] <= REGISTER32bit:inst1.OUTPUT[27]
OUT_B[28] <= REGISTER32bit:inst1.OUTPUT[28]
OUT_B[29] <= REGISTER32bit:inst1.OUTPUT[29]
OUT_B[30] <= REGISTER32bit:inst1.OUTPUT[30]
OUT_B[31] <= REGISTER32bit:inst1.OUTPUT[31]
LOAD => REGISTER32bit:inst1.LOAD
MIR[0] => inst8.IN0
MIR[1] => inst8.IN2
MIR[2] => inst8.IN1
MIR[3] => inst7.IN0
MIR[4] => ~NO_FANOUT~
MIR[5] => ~NO_FANOUT~
MIR[6] => ~NO_FANOUT~
MIR[7] => ~NO_FANOUT~
MIR[8] => ~NO_FANOUT~
MIR[9] => ~NO_FANOUT~
MIR[10] => ~NO_FANOUT~
MIR[11] => ~NO_FANOUT~
MIR[12] => ~NO_FANOUT~
MIR[13] => ~NO_FANOUT~
MIR[14] => REGISTER32bit:inst1.WRITE_EN
MIR[15] => ~NO_FANOUT~
MIR[16] => ~NO_FANOUT~
MIR[17] => ~NO_FANOUT~
MIR[18] => ~NO_FANOUT~
MIR[19] => ~NO_FANOUT~
MIR[20] => ~NO_FANOUT~
MIR[21] => ~NO_FANOUT~
MIR[22] => ~NO_FANOUT~
MIR[23] => ~NO_FANOUT~
MIR[24] => ~NO_FANOUT~
MIR[25] => ~NO_FANOUT~
MIR[26] => ~NO_FANOUT~
MIR[27] => ~NO_FANOUT~
MIR[28] => ~NO_FANOUT~
MIR[29] => ~NO_FANOUT~
MIR[30] => ~NO_FANOUT~
MIR[31] => ~NO_FANOUT~
MIR[32] => ~NO_FANOUT~
MIR[33] => ~NO_FANOUT~
MIR[34] => ~NO_FANOUT~
MIR[35] => ~NO_FANOUT~
CLOCK => REGISTER32bit:inst1.CLOCK
IN_C[0] => REGISTER32bit:inst1.IN_C[0]
IN_C[1] => REGISTER32bit:inst1.IN_C[1]
IN_C[2] => REGISTER32bit:inst1.IN_C[2]
IN_C[3] => REGISTER32bit:inst1.IN_C[3]
IN_C[4] => REGISTER32bit:inst1.IN_C[4]
IN_C[5] => REGISTER32bit:inst1.IN_C[5]
IN_C[6] => REGISTER32bit:inst1.IN_C[6]
IN_C[7] => REGISTER32bit:inst1.IN_C[7]
IN_C[8] => REGISTER32bit:inst1.IN_C[8]
IN_C[9] => REGISTER32bit:inst1.IN_C[9]
IN_C[10] => REGISTER32bit:inst1.IN_C[10]
IN_C[11] => REGISTER32bit:inst1.IN_C[11]
IN_C[12] => REGISTER32bit:inst1.IN_C[12]
IN_C[13] => REGISTER32bit:inst1.IN_C[13]
IN_C[14] => REGISTER32bit:inst1.IN_C[14]
IN_C[15] => REGISTER32bit:inst1.IN_C[15]
IN_C[16] => REGISTER32bit:inst1.IN_C[16]
IN_C[17] => REGISTER32bit:inst1.IN_C[17]
IN_C[18] => REGISTER32bit:inst1.IN_C[18]
IN_C[19] => REGISTER32bit:inst1.IN_C[19]
IN_C[20] => REGISTER32bit:inst1.IN_C[20]
IN_C[21] => REGISTER32bit:inst1.IN_C[21]
IN_C[22] => REGISTER32bit:inst1.IN_C[22]
IN_C[23] => REGISTER32bit:inst1.IN_C[23]
IN_C[24] => REGISTER32bit:inst1.IN_C[24]
IN_C[25] => REGISTER32bit:inst1.IN_C[25]
IN_C[26] => REGISTER32bit:inst1.IN_C[26]
IN_C[27] => REGISTER32bit:inst1.IN_C[27]
IN_C[28] => REGISTER32bit:inst1.IN_C[28]
IN_C[29] => REGISTER32bit:inst1.IN_C[29]
IN_C[30] => REGISTER32bit:inst1.IN_C[30]
IN_C[31] => REGISTER32bit:inst1.IN_C[31]


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1
OUTPUT[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst4[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst4[31].DB_MAX_OUTPUT_PORT_TYPE
LOAD => REGISTER8bit:inst.LOAD
LOAD => REGISTER8bit:inst1.LOAD
LOAD => REGISTER8bit:inst2.LOAD
LOAD => REGISTER8bit:inst3.LOAD
WRITE_EN => inst12.IN0
CLOCK => inst12.IN1
IN_MEM[0] => inst7[0].IN0
IN_MEM[1] => inst7[1].IN0
IN_MEM[2] => inst7[2].IN0
IN_MEM[3] => inst7[3].IN0
IN_MEM[4] => inst7[4].IN0
IN_MEM[5] => inst7[5].IN0
IN_MEM[6] => inst7[6].IN0
IN_MEM[7] => inst7[7].IN0
IN_MEM[8] => inst7[8].IN0
IN_MEM[9] => inst7[9].IN0
IN_MEM[10] => inst7[10].IN0
IN_MEM[11] => inst7[11].IN0
IN_MEM[12] => inst7[12].IN0
IN_MEM[13] => inst7[13].IN0
IN_MEM[14] => inst7[14].IN0
IN_MEM[15] => inst7[15].IN0
IN_MEM[16] => inst7[16].IN0
IN_MEM[17] => inst7[17].IN0
IN_MEM[18] => inst7[18].IN0
IN_MEM[19] => inst7[19].IN0
IN_MEM[20] => inst7[20].IN0
IN_MEM[21] => inst7[21].IN0
IN_MEM[22] => inst7[22].IN0
IN_MEM[23] => inst7[23].IN0
IN_MEM[24] => inst7[24].IN0
IN_MEM[25] => inst7[25].IN0
IN_MEM[26] => inst7[26].IN0
IN_MEM[27] => inst7[27].IN0
IN_MEM[28] => inst7[28].IN0
IN_MEM[29] => inst7[29].IN0
IN_MEM[30] => inst7[30].IN0
IN_MEM[31] => inst7[31].IN0
IN_SELECT => inst7[31].IN1
IN_SELECT => inst7[30].IN1
IN_SELECT => inst7[29].IN1
IN_SELECT => inst7[28].IN1
IN_SELECT => inst7[27].IN1
IN_SELECT => inst7[26].IN1
IN_SELECT => inst7[25].IN1
IN_SELECT => inst7[24].IN1
IN_SELECT => inst7[23].IN1
IN_SELECT => inst7[22].IN1
IN_SELECT => inst7[21].IN1
IN_SELECT => inst7[20].IN1
IN_SELECT => inst7[19].IN1
IN_SELECT => inst7[18].IN1
IN_SELECT => inst7[17].IN1
IN_SELECT => inst7[16].IN1
IN_SELECT => inst7[15].IN1
IN_SELECT => inst7[14].IN1
IN_SELECT => inst7[13].IN1
IN_SELECT => inst7[12].IN1
IN_SELECT => inst7[11].IN1
IN_SELECT => inst7[10].IN1
IN_SELECT => inst7[9].IN1
IN_SELECT => inst7[8].IN1
IN_SELECT => inst7[7].IN1
IN_SELECT => inst7[6].IN1
IN_SELECT => inst7[5].IN1
IN_SELECT => inst7[4].IN1
IN_SELECT => inst7[3].IN1
IN_SELECT => inst7[2].IN1
IN_SELECT => inst7[1].IN1
IN_SELECT => inst7[0].IN1
IN_SELECT => inst8.IN0
IN_C[0] => inst6[0].IN0
IN_C[1] => inst6[1].IN0
IN_C[2] => inst6[2].IN0
IN_C[3] => inst6[3].IN0
IN_C[4] => inst6[4].IN0
IN_C[5] => inst6[5].IN0
IN_C[6] => inst6[6].IN0
IN_C[7] => inst6[7].IN0
IN_C[8] => inst6[8].IN0
IN_C[9] => inst6[9].IN0
IN_C[10] => inst6[10].IN0
IN_C[11] => inst6[11].IN0
IN_C[12] => inst6[12].IN0
IN_C[13] => inst6[13].IN0
IN_C[14] => inst6[14].IN0
IN_C[15] => inst6[15].IN0
IN_C[16] => inst6[16].IN0
IN_C[17] => inst6[17].IN0
IN_C[18] => inst6[18].IN0
IN_C[19] => inst6[19].IN0
IN_C[20] => inst6[20].IN0
IN_C[21] => inst6[21].IN0
IN_C[22] => inst6[22].IN0
IN_C[23] => inst6[23].IN0
IN_C[24] => inst6[24].IN0
IN_C[25] => inst6[25].IN0
IN_C[26] => inst6[26].IN0
IN_C[27] => inst6[27].IN0
IN_C[28] => inst6[28].IN0
IN_C[29] => inst6[29].IN0
IN_C[30] => inst6[30].IN0
IN_C[31] => inst6[31].IN0
IN_LOAD[0] => REGISTER8bit:inst.IN_LOAD[0]
IN_LOAD[1] => REGISTER8bit:inst.IN_LOAD[1]
IN_LOAD[2] => REGISTER8bit:inst.IN_LOAD[2]
IN_LOAD[3] => REGISTER8bit:inst.IN_LOAD[3]
IN_LOAD[4] => REGISTER8bit:inst.IN_LOAD[4]
IN_LOAD[5] => REGISTER8bit:inst.IN_LOAD[5]
IN_LOAD[6] => REGISTER8bit:inst.IN_LOAD[6]
IN_LOAD[7] => REGISTER8bit:inst.IN_LOAD[7]
IN_LOAD[8] => REGISTER8bit:inst1.IN_LOAD[7]
IN_LOAD[9] => REGISTER8bit:inst1.IN_LOAD[6]
IN_LOAD[10] => REGISTER8bit:inst1.IN_LOAD[5]
IN_LOAD[11] => REGISTER8bit:inst1.IN_LOAD[4]
IN_LOAD[12] => REGISTER8bit:inst1.IN_LOAD[3]
IN_LOAD[13] => REGISTER8bit:inst1.IN_LOAD[2]
IN_LOAD[14] => REGISTER8bit:inst1.IN_LOAD[1]
IN_LOAD[15] => REGISTER8bit:inst1.IN_LOAD[0]
IN_LOAD[16] => REGISTER8bit:inst2.IN_LOAD[7]
IN_LOAD[17] => REGISTER8bit:inst2.IN_LOAD[6]
IN_LOAD[18] => REGISTER8bit:inst2.IN_LOAD[5]
IN_LOAD[19] => REGISTER8bit:inst2.IN_LOAD[4]
IN_LOAD[20] => REGISTER8bit:inst2.IN_LOAD[3]
IN_LOAD[21] => REGISTER8bit:inst2.IN_LOAD[2]
IN_LOAD[22] => REGISTER8bit:inst2.IN_LOAD[1]
IN_LOAD[23] => REGISTER8bit:inst2.IN_LOAD[0]
IN_LOAD[24] => REGISTER8bit:inst3.IN_LOAD[7]
IN_LOAD[25] => REGISTER8bit:inst3.IN_LOAD[6]
IN_LOAD[26] => REGISTER8bit:inst3.IN_LOAD[5]
IN_LOAD[27] => REGISTER8bit:inst3.IN_LOAD[4]
IN_LOAD[28] => REGISTER8bit:inst3.IN_LOAD[3]
IN_LOAD[29] => REGISTER8bit:inst3.IN_LOAD[2]
IN_LOAD[30] => REGISTER8bit:inst3.IN_LOAD[1]
IN_LOAD[31] => REGISTER8bit:inst3.IN_LOAD[0]
OUT_EN => inst4[31].OE
OUT_EN => inst4[30].OE
OUT_EN => inst4[29].OE
OUT_EN => inst4[28].OE
OUT_EN => inst4[27].OE
OUT_EN => inst4[26].OE
OUT_EN => inst4[25].OE
OUT_EN => inst4[24].OE
OUT_EN => inst4[23].OE
OUT_EN => inst4[22].OE
OUT_EN => inst4[21].OE
OUT_EN => inst4[20].OE
OUT_EN => inst4[19].OE
OUT_EN => inst4[18].OE
OUT_EN => inst4[17].OE
OUT_EN => inst4[16].OE
OUT_EN => inst4[15].OE
OUT_EN => inst4[14].OE
OUT_EN => inst4[13].OE
OUT_EN => inst4[12].OE
OUT_EN => inst4[11].OE
OUT_EN => inst4[10].OE
OUT_EN => inst4[9].OE
OUT_EN => inst4[8].OE
OUT_EN => inst4[7].OE
OUT_EN => inst4[6].OE
OUT_EN => inst4[5].OE
OUT_EN => inst4[4].OE
OUT_EN => inst4[3].OE
OUT_EN => inst4[2].OE
OUT_EN => inst4[1].OE
OUT_EN => inst4[0].OE
OUTPUT_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_MEM[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
OUT_MEM_EN => inst10[31].OE
OUT_MEM_EN => inst10[30].OE
OUT_MEM_EN => inst10[29].OE
OUT_MEM_EN => inst10[28].OE
OUT_MEM_EN => inst10[27].OE
OUT_MEM_EN => inst10[26].OE
OUT_MEM_EN => inst10[25].OE
OUT_MEM_EN => inst10[24].OE
OUT_MEM_EN => inst10[23].OE
OUT_MEM_EN => inst10[22].OE
OUT_MEM_EN => inst10[21].OE
OUT_MEM_EN => inst10[20].OE
OUT_MEM_EN => inst10[19].OE
OUT_MEM_EN => inst10[18].OE
OUT_MEM_EN => inst10[17].OE
OUT_MEM_EN => inst10[16].OE
OUT_MEM_EN => inst10[15].OE
OUT_MEM_EN => inst10[14].OE
OUT_MEM_EN => inst10[13].OE
OUT_MEM_EN => inst10[12].OE
OUT_MEM_EN => inst10[11].OE
OUT_MEM_EN => inst10[10].OE
OUT_MEM_EN => inst10[9].OE
OUT_MEM_EN => inst10[8].OE
OUT_MEM_EN => inst10[7].OE
OUT_MEM_EN => inst10[6].OE
OUT_MEM_EN => inst10[5].OE
OUT_MEM_EN => inst10[4].OE
OUT_MEM_EN => inst10[3].OE
OUT_MEM_EN => inst10[2].OE
OUT_MEM_EN => inst10[1].OE
OUT_MEM_EN => inst10[0].OE


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst1
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst2
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|CPU:inst1|DATAPATH:inst|BANK_REGS:inst2|OPC:inst4|REGISTER32bit:inst1|REGISTER8bit:inst3
OUT[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
IN_LOAD[0] => inst4.IN0
IN_LOAD[0] => inst666.IN0
IN_LOAD[1] => inst7.IN0
IN_LOAD[1] => inst6.IN0
IN_LOAD[2] => inst11.IN0
IN_LOAD[2] => inst9.IN0
IN_LOAD[3] => inst15.IN0
IN_LOAD[3] => inst13.IN0
IN_LOAD[4] => inst19.IN0
IN_LOAD[4] => inst17.IN0
IN_LOAD[5] => inst23.IN0
IN_LOAD[5] => inst21.IN0
IN_LOAD[6] => inst27.IN0
IN_LOAD[6] => inst25.IN0
IN_LOAD[7] => inst31.IN0
IN_LOAD[7] => inst29.IN0
LOAD => inst3.IN1
LOAD => inst6.IN1
LOAD => inst10.IN1
LOAD => inst9.IN1
LOAD => inst14.IN1
LOAD => inst13.IN1
LOAD => inst26.IN1
LOAD => inst25.IN1
LOAD => inst30.IN1
LOAD => inst29.IN1
LOAD => inst22.IN1
LOAD => inst21.IN1
LOAD => inst18.IN1
LOAD => inst17.IN1
LOAD => inst2.IN1
LOAD => inst666.IN1
CLOCK => inst5.CLK
CLOCK => inst8.CLK
CLOCK => inst12.CLK
CLOCK => inst24.CLK
CLOCK => inst28.CLK
CLOCK => inst20.CLK
CLOCK => inst16.CLK
CLOCK => inst.CLK
IN[0] => inst.DATAIN
IN[1] => inst5.DATAIN
IN[2] => inst8.DATAIN
IN[3] => inst12.DATAIN
IN[4] => inst16.DATAIN
IN[5] => inst20.DATAIN
IN[6] => inst24.DATAIN
IN[7] => inst28.DATAIN


|MIC1|RAM:inst
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|MIC1|RAM:inst|altsyncram:altsyncram_component
wren_a => altsyncram_hcb2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hcb2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hcb2:auto_generated.data_a[0]
data_a[1] => altsyncram_hcb2:auto_generated.data_a[1]
data_a[2] => altsyncram_hcb2:auto_generated.data_a[2]
data_a[3] => altsyncram_hcb2:auto_generated.data_a[3]
data_a[4] => altsyncram_hcb2:auto_generated.data_a[4]
data_a[5] => altsyncram_hcb2:auto_generated.data_a[5]
data_a[6] => altsyncram_hcb2:auto_generated.data_a[6]
data_a[7] => altsyncram_hcb2:auto_generated.data_a[7]
data_b[0] => altsyncram_hcb2:auto_generated.data_b[0]
data_b[1] => altsyncram_hcb2:auto_generated.data_b[1]
data_b[2] => altsyncram_hcb2:auto_generated.data_b[2]
data_b[3] => altsyncram_hcb2:auto_generated.data_b[3]
data_b[4] => altsyncram_hcb2:auto_generated.data_b[4]
data_b[5] => altsyncram_hcb2:auto_generated.data_b[5]
data_b[6] => altsyncram_hcb2:auto_generated.data_b[6]
data_b[7] => altsyncram_hcb2:auto_generated.data_b[7]
data_b[8] => altsyncram_hcb2:auto_generated.data_b[8]
data_b[9] => altsyncram_hcb2:auto_generated.data_b[9]
data_b[10] => altsyncram_hcb2:auto_generated.data_b[10]
data_b[11] => altsyncram_hcb2:auto_generated.data_b[11]
data_b[12] => altsyncram_hcb2:auto_generated.data_b[12]
data_b[13] => altsyncram_hcb2:auto_generated.data_b[13]
data_b[14] => altsyncram_hcb2:auto_generated.data_b[14]
data_b[15] => altsyncram_hcb2:auto_generated.data_b[15]
data_b[16] => altsyncram_hcb2:auto_generated.data_b[16]
data_b[17] => altsyncram_hcb2:auto_generated.data_b[17]
data_b[18] => altsyncram_hcb2:auto_generated.data_b[18]
data_b[19] => altsyncram_hcb2:auto_generated.data_b[19]
data_b[20] => altsyncram_hcb2:auto_generated.data_b[20]
data_b[21] => altsyncram_hcb2:auto_generated.data_b[21]
data_b[22] => altsyncram_hcb2:auto_generated.data_b[22]
data_b[23] => altsyncram_hcb2:auto_generated.data_b[23]
data_b[24] => altsyncram_hcb2:auto_generated.data_b[24]
data_b[25] => altsyncram_hcb2:auto_generated.data_b[25]
data_b[26] => altsyncram_hcb2:auto_generated.data_b[26]
data_b[27] => altsyncram_hcb2:auto_generated.data_b[27]
data_b[28] => altsyncram_hcb2:auto_generated.data_b[28]
data_b[29] => altsyncram_hcb2:auto_generated.data_b[29]
data_b[30] => altsyncram_hcb2:auto_generated.data_b[30]
data_b[31] => altsyncram_hcb2:auto_generated.data_b[31]
address_a[0] => altsyncram_hcb2:auto_generated.address_a[0]
address_a[1] => altsyncram_hcb2:auto_generated.address_a[1]
address_a[2] => altsyncram_hcb2:auto_generated.address_a[2]
address_a[3] => altsyncram_hcb2:auto_generated.address_a[3]
address_a[4] => altsyncram_hcb2:auto_generated.address_a[4]
address_a[5] => altsyncram_hcb2:auto_generated.address_a[5]
address_a[6] => altsyncram_hcb2:auto_generated.address_a[6]
address_a[7] => altsyncram_hcb2:auto_generated.address_a[7]
address_a[8] => altsyncram_hcb2:auto_generated.address_a[8]
address_a[9] => altsyncram_hcb2:auto_generated.address_a[9]
address_a[10] => altsyncram_hcb2:auto_generated.address_a[10]
address_a[11] => altsyncram_hcb2:auto_generated.address_a[11]
address_b[0] => altsyncram_hcb2:auto_generated.address_b[0]
address_b[1] => altsyncram_hcb2:auto_generated.address_b[1]
address_b[2] => altsyncram_hcb2:auto_generated.address_b[2]
address_b[3] => altsyncram_hcb2:auto_generated.address_b[3]
address_b[4] => altsyncram_hcb2:auto_generated.address_b[4]
address_b[5] => altsyncram_hcb2:auto_generated.address_b[5]
address_b[6] => altsyncram_hcb2:auto_generated.address_b[6]
address_b[7] => altsyncram_hcb2:auto_generated.address_b[7]
address_b[8] => altsyncram_hcb2:auto_generated.address_b[8]
address_b[9] => altsyncram_hcb2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hcb2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hcb2:auto_generated.q_a[0]
q_a[1] <= altsyncram_hcb2:auto_generated.q_a[1]
q_a[2] <= altsyncram_hcb2:auto_generated.q_a[2]
q_a[3] <= altsyncram_hcb2:auto_generated.q_a[3]
q_a[4] <= altsyncram_hcb2:auto_generated.q_a[4]
q_a[5] <= altsyncram_hcb2:auto_generated.q_a[5]
q_a[6] <= altsyncram_hcb2:auto_generated.q_a[6]
q_a[7] <= altsyncram_hcb2:auto_generated.q_a[7]
q_b[0] <= altsyncram_hcb2:auto_generated.q_b[0]
q_b[1] <= altsyncram_hcb2:auto_generated.q_b[1]
q_b[2] <= altsyncram_hcb2:auto_generated.q_b[2]
q_b[3] <= altsyncram_hcb2:auto_generated.q_b[3]
q_b[4] <= altsyncram_hcb2:auto_generated.q_b[4]
q_b[5] <= altsyncram_hcb2:auto_generated.q_b[5]
q_b[6] <= altsyncram_hcb2:auto_generated.q_b[6]
q_b[7] <= altsyncram_hcb2:auto_generated.q_b[7]
q_b[8] <= altsyncram_hcb2:auto_generated.q_b[8]
q_b[9] <= altsyncram_hcb2:auto_generated.q_b[9]
q_b[10] <= altsyncram_hcb2:auto_generated.q_b[10]
q_b[11] <= altsyncram_hcb2:auto_generated.q_b[11]
q_b[12] <= altsyncram_hcb2:auto_generated.q_b[12]
q_b[13] <= altsyncram_hcb2:auto_generated.q_b[13]
q_b[14] <= altsyncram_hcb2:auto_generated.q_b[14]
q_b[15] <= altsyncram_hcb2:auto_generated.q_b[15]
q_b[16] <= altsyncram_hcb2:auto_generated.q_b[16]
q_b[17] <= altsyncram_hcb2:auto_generated.q_b[17]
q_b[18] <= altsyncram_hcb2:auto_generated.q_b[18]
q_b[19] <= altsyncram_hcb2:auto_generated.q_b[19]
q_b[20] <= altsyncram_hcb2:auto_generated.q_b[20]
q_b[21] <= altsyncram_hcb2:auto_generated.q_b[21]
q_b[22] <= altsyncram_hcb2:auto_generated.q_b[22]
q_b[23] <= altsyncram_hcb2:auto_generated.q_b[23]
q_b[24] <= altsyncram_hcb2:auto_generated.q_b[24]
q_b[25] <= altsyncram_hcb2:auto_generated.q_b[25]
q_b[26] <= altsyncram_hcb2:auto_generated.q_b[26]
q_b[27] <= altsyncram_hcb2:auto_generated.q_b[27]
q_b[28] <= altsyncram_hcb2:auto_generated.q_b[28]
q_b[29] <= altsyncram_hcb2:auto_generated.q_b[29]
q_b[30] <= altsyncram_hcb2:auto_generated.q_b[30]
q_b[31] <= altsyncram_hcb2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIC1|RAM:inst|altsyncram:altsyncram_component|altsyncram_hcb2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
data_b[16] => ram_block1a0.PORTBDATAIN2
data_b[17] => ram_block1a1.PORTBDATAIN2
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[19] => ram_block1a3.PORTBDATAIN2
data_b[20] => ram_block1a4.PORTBDATAIN2
data_b[21] => ram_block1a5.PORTBDATAIN2
data_b[22] => ram_block1a6.PORTBDATAIN2
data_b[23] => ram_block1a7.PORTBDATAIN2
data_b[24] => ram_block1a0.PORTBDATAIN3
data_b[25] => ram_block1a1.PORTBDATAIN3
data_b[26] => ram_block1a2.PORTBDATAIN3
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[28] => ram_block1a4.PORTBDATAIN3
data_b[29] => ram_block1a5.PORTBDATAIN3
data_b[30] => ram_block1a6.PORTBDATAIN3
data_b[31] => ram_block1a7.PORTBDATAIN3
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
q_b[16] <= ram_block1a0.PORTBDATAOUT2
q_b[17] <= ram_block1a1.PORTBDATAOUT2
q_b[18] <= ram_block1a2.PORTBDATAOUT2
q_b[19] <= ram_block1a3.PORTBDATAOUT2
q_b[20] <= ram_block1a4.PORTBDATAOUT2
q_b[21] <= ram_block1a5.PORTBDATAOUT2
q_b[22] <= ram_block1a6.PORTBDATAOUT2
q_b[23] <= ram_block1a7.PORTBDATAOUT2
q_b[24] <= ram_block1a0.PORTBDATAOUT3
q_b[25] <= ram_block1a1.PORTBDATAOUT3
q_b[26] <= ram_block1a2.PORTBDATAOUT3
q_b[27] <= ram_block1a3.PORTBDATAOUT3
q_b[28] <= ram_block1a4.PORTBDATAOUT3
q_b[29] <= ram_block1a5.PORTBDATAOUT3
q_b[30] <= ram_block1a6.PORTBDATAOUT3
q_b[31] <= ram_block1a7.PORTBDATAOUT3
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE


