// Seed: 1313600557
module module_0;
  always id_1 <= id_1;
  assign id_1 = 1'h0 == id_1;
  assign id_1 = id_1;
  reg id_2, id_3, id_4, id_5;
  always id_4 <= 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  reg id_3, id_4, id_5;
  module_0 modCall_1 ();
  task id_6;
    output id_7;
    id_3 <= 1;
    output id_8;
    output id_9;
  endtask
  assign id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  module_0 modCall_1 ();
endmodule
