

================================================================
== Vitis HLS Report for 'product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s'
================================================================
* Date:           Tue Jan 30 21:24:04 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.535 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       14|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       46|       14|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_16s_13s_26_4_0_U9  |mul_mul_16s_13s_26_4_0  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_int_reg          |  16|   0|   16|          0|
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  16|   0|   16|          0|
    |w_int_reg          |  13|   0|   13|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  46|   0|   46|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-----------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  product<ap_fixed,ap_fixed<16,6,5,3,0>,ap_fixed<16,6,5,3,0>>|  return value|
|a          |   in|   16|     ap_none|                                                            a|        scalar|
|w          |   in|   13|     ap_none|                                                            w|        scalar|
+-----------+-----+-----+------------+-------------------------------------------------------------+--------------+

