$date
	Tue Apr 09 10:55:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nor_1_bit_tb $end
$var wire 1 ! test_x $end
$var reg 1 " clk $end
$var reg 1 # test_a $end
$var reg 1 $ test_b $end
$var reg 1 % test_c $end
$scope module UUT_nor_1_bit $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#100000
1!
0%
0$
0#
#200000
1%
1$
1#
#1200000
