# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 16:29:11  October 15, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		breath_led_and_led_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6F17C8
set_global_assignment -name TOP_LEVEL_ENTITY breath_led_and_led_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:29:11  OCTOBER 15, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name VERILOG_FILE breath_led_and_led_test.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_J1 -to led[7]
set_location_assignment PIN_G1 -to led[6]
set_location_assignment PIN_F2 -to led[5]
set_location_assignment PIN_F1 -to led[4]
set_location_assignment PIN_D1 -to led[3]
set_location_assignment PIN_B1 -to led[2]
set_location_assignment PIN_A2 -to led[1]
set_location_assignment PIN_A3 -to led[0]
set_location_assignment PIN_D3 -to real_rst
set_location_assignment PIN_B16 -to sw[7]
set_location_assignment PIN_C16 -to sw[6]
set_location_assignment PIN_F16 -to sw[5]
set_location_assignment PIN_G16 -to sw[4]
set_location_assignment PIN_K16 -to sw[3]
set_location_assignment PIN_L16 -to sw[2]
set_location_assignment PIN_R16 -to sw[0]
set_location_assignment PIN_P16 -to sw[1]
set_location_assignment PIN_M1 -to clk
set_location_assignment PIN_T2 -to digit_cath[1]
set_location_assignment PIN_T3 -to digit_cath[0]
set_location_assignment PIN_K1 -to digit_seg[7]
set_location_assignment PIN_K2 -to digit_seg[6]
set_location_assignment PIN_R1 -to digit_seg[5]
set_location_assignment PIN_N2 -to digit_seg[4]
set_location_assignment PIN_N1 -to digit_seg[3]
set_location_assignment PIN_L1 -to digit_seg[2]
set_location_assignment PIN_P2 -to digit_seg[0]
set_location_assignment PIN_P1 -to digit_seg[1]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top