<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p54" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_54{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_54{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_54{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_54{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_54{left:151px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_54{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t7_54{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_54{left:69px;bottom:1017px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_54{left:69px;bottom:1001px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_54{left:69px;bottom:984px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_54{left:69px;bottom:959px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_54{left:69px;bottom:933px;}
#td_54{left:95px;bottom:936px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#te_54{left:69px;bottom:910px;}
#tf_54{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_54{left:69px;bottom:887px;}
#th_54{left:95px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_54{left:69px;bottom:864px;}
#tj_54{left:95px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_54{left:69px;bottom:841px;}
#tl_54{left:95px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tm_54{left:69px;bottom:818px;}
#tn_54{left:95px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#to_54{left:69px;bottom:795px;}
#tp_54{left:95px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_54{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_54{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_54{left:69px;bottom:699px;letter-spacing:0.13px;}
#tt_54{left:151px;bottom:699px;letter-spacing:0.14px;word-spacing:0.01px;}
#tu_54{left:69px;bottom:675px;letter-spacing:-0.13px;}
#tv_54{left:101px;bottom:682px;}
#tw_54{left:115px;bottom:675px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tx_54{left:69px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_54{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_54{left:69px;bottom:625px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_54{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_54{left:69px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t12_54{left:69px;bottom:567px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t13_54{left:159px;bottom:573px;}
#t14_54{left:175px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_54{left:648px;bottom:567px;}
#t16_54{left:69px;bottom:542px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_54{left:69px;bottom:516px;}
#t18_54{left:95px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_54{left:69px;bottom:493px;}
#t1a_54{left:95px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_54{left:69px;bottom:470px;}
#t1c_54{left:95px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_54{left:69px;bottom:405px;letter-spacing:0.14px;}
#t1e_54{left:150px;bottom:405px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t1f_54{left:69px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1g_54{left:69px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_54{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_54{left:69px;bottom:322px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t1j_54{left:69px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_54{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1l_54{left:69px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_54{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_54{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_54{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_54{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_54{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_54{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_54{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s8_54{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts54" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg54Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg54" style="-webkit-user-select: none;"><object width="935" height="1210" data="54/54.svg" type="image/svg+xml" id="pdf54" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_54" class="t s1_54">2-20 </span><span id="t2_54" class="t s1_54">Vol. 1 </span>
<span id="t3_54" class="t s2_54">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_54" class="t s3_54">2.2.10 </span><span id="t5_54" class="t s3_54">Intel® 64 Architecture </span>
<span id="t6_54" class="t s4_54">Intel 64 architecture increases the linear address space for software to 64 bits and supports physical address space </span>
<span id="t7_54" class="t s4_54">up to 52 bits. The technology also introduces a new operating mode referred to as IA-32e mode. </span>
<span id="t8_54" class="t s4_54">IA-32e mode operates in one of two sub-modes: (1) compatibility mode enables a 64-bit operating system to run </span>
<span id="t9_54" class="t s4_54">most legacy 32-bit software unmodified, (2) 64-bit mode enables a 64-bit operating system to run applications </span>
<span id="ta_54" class="t s4_54">written to access 64-bit address space. </span>
<span id="tb_54" class="t s4_54">In the 64-bit mode, applications may access: </span>
<span id="tc_54" class="t s5_54">• </span><span id="td_54" class="t s4_54">64-bit flat linear addressing. </span>
<span id="te_54" class="t s5_54">• </span><span id="tf_54" class="t s4_54">8 additional general-purpose registers (GPRs). </span>
<span id="tg_54" class="t s5_54">• </span><span id="th_54" class="t s4_54">8 additional registers for streaming SIMD extensions (Intel SSE, SSE2, and SSE3, and SSSE3). </span>
<span id="ti_54" class="t s5_54">• </span><span id="tj_54" class="t s4_54">64-bit-wide GPRs and instruction pointers. </span>
<span id="tk_54" class="t s5_54">• </span><span id="tl_54" class="t s4_54">uniform byte-register addressing. </span>
<span id="tm_54" class="t s5_54">• </span><span id="tn_54" class="t s4_54">fast interrupt-prioritization mechanism. </span>
<span id="to_54" class="t s5_54">• </span><span id="tp_54" class="t s4_54">a new instruction-pointer relative-addressing mode. </span>
<span id="tq_54" class="t s4_54">An Intel 64 architecture processor supports existing IA-32 software because it is able to run all non-64-bit legacy </span>
<span id="tr_54" class="t s4_54">modes supported by IA-32 architecture. Most existing IA-32 applications also run in compatibility mode. </span>
<span id="ts_54" class="t s3_54">2.2.11 </span><span id="tt_54" class="t s3_54">Intel® Virtualization Technology (Intel® VT) </span>
<span id="tu_54" class="t s4_54">Intel </span>
<span id="tv_54" class="t s6_54">® </span>
<span id="tw_54" class="t s4_54">Virtualization Technology for Intel 64 and IA-32 architectures provide extensions that support virtualization. </span>
<span id="tx_54" class="t s4_54">The extensions are referred to as Virtual Machine Extensions (VMX). An Intel 64 or IA-32 platform with VMX can </span>
<span id="ty_54" class="t s4_54">function as multiple virtual systems (or virtual machines). Each virtual machine can run operating systems and </span>
<span id="tz_54" class="t s4_54">applications in separate partitions. </span>
<span id="t10_54" class="t s4_54">VMX also provides programming interface for a new layer of system software (called the Virtual Machine Monitor </span>
<span id="t11_54" class="t s4_54">(VMM)) used to manage the operation of virtual machines. Information on VMX and on the programming of VMMs </span>
<span id="t12_54" class="t s4_54">is in the Intel </span>
<span id="t13_54" class="t s6_54">® </span>
<span id="t14_54" class="t s4_54">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C</span><span id="t15_54" class="t s7_54">. </span>
<span id="t16_54" class="t s4_54">Intel Core i7 processor provides the following enhancements to Intel Virtualization Technology: </span>
<span id="t17_54" class="t s5_54">• </span><span id="t18_54" class="t s4_54">Virtual processor ID (VPID) to reduce the cost of VMM managing transitions. </span>
<span id="t19_54" class="t s5_54">• </span><span id="t1a_54" class="t s4_54">Extended page table (EPT) to reduce the number of transitions for VMM to manage memory virtualization. </span>
<span id="t1b_54" class="t s5_54">• </span><span id="t1c_54" class="t s4_54">Reduced latency of VM transitions. </span>
<span id="t1d_54" class="t s8_54">2.3 </span><span id="t1e_54" class="t s8_54">INTEL® 64 AND IA-32 PROCESSOR GENERATIONS </span>
<span id="t1f_54" class="t s4_54">In the mid-1960s, Intel co-founder and Chairman Emeritus Gordon Moore had this observation: “... the number of </span>
<span id="t1g_54" class="t s4_54">transistors that would be incorporated on a silicon die would double every 18 months for the next several years.” </span>
<span id="t1h_54" class="t s4_54">Over the past three and half decades, this prediction known as “Moore's Law” has continued to hold true. </span>
<span id="t1i_54" class="t s4_54">The computing power and the complexity (or roughly, the number of transistors per processor) of Intel architecture </span>
<span id="t1j_54" class="t s4_54">processors has grown in close relation to Moore's law. By taking advantage of new process technology and new </span>
<span id="t1k_54" class="t s4_54">microarchitecture designs, each new generation of IA-32 processors has demonstrated frequency-scaling head- </span>
<span id="t1l_54" class="t s4_54">room and new performance levels over the previous generation processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
