var group__spixf__registers =
[
    [ "Register Offsets", "group__SPIXF__Register__Offsets.html", "group__SPIXF__Register__Offsets" ],
    [ "SPIXF_CFG", "group__SPIXF__CFG.html", "group__SPIXF__CFG" ],
    [ "SPIXF_FETCH_CTRL", "group__SPIXF__FETCH__CTRL.html", "group__SPIXF__FETCH__CTRL" ],
    [ "SPIXF_MODE_CTRL", "group__SPIXF__MODE__CTRL.html", "group__SPIXF__MODE__CTRL" ],
    [ "SPIXF_MODE_DATA", "group__SPIXF__MODE__DATA.html", "group__SPIXF__MODE__DATA" ],
    [ "SPIXF_SCLK_FB_CTRL", "group__SPIXF__SCLK__FB__CTRL.html", "group__SPIXF__SCLK__FB__CTRL" ],
    [ "SPIXF_IO_CTRL", "group__SPIXF__IO__CTRL.html", "group__SPIXF__IO__CTRL" ],
    [ "SPIXF_MEMSECCN", "group__SPIXF__MEMSECCN.html", "group__SPIXF__MEMSECCN" ],
    [ "mxc_spixf_regs_t", "structmxc__spixf__regs__t.html", [
      [ "cfg", "structmxc__spixf__regs__t.html#a6007ad338bef5054bf155ab858e74ecf", null ],
      [ "fetch_ctrl", "structmxc__spixf__regs__t.html#ac90f4cefd271b3a99ddcd695e300c8a4", null ],
      [ "mode_ctrl", "structmxc__spixf__regs__t.html#a72ec38a58e3ec2863cbe6572357e25a6", null ],
      [ "mode_data", "structmxc__spixf__regs__t.html#a0a7bba2f4efb96a698fab5e7ea24a5ce", null ],
      [ "sclk_fb_ctrl", "structmxc__spixf__regs__t.html#aac2e72ecd9b116a5b173ac97fde7f57f", null ],
      [ "rsv_0x14_0x1b", "structmxc__spixf__regs__t.html#ae9f17d0af2169c60307ead869cdc7fbc", null ],
      [ "io_ctrl", "structmxc__spixf__regs__t.html#ad1a60cec6d2bb81d701e3ab3837deaf5", null ],
      [ "memseccn", "structmxc__spixf__regs__t.html#ac371b60a0d855e78325f945c91912b3f", null ]
    ] ]
];