Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 23:56:08 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 4.100ns (45.544%)  route 4.902ns (54.456%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.285 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[1]
                         net (fo=1, routed)           0.690     9.975    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[62]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 3.866ns (43.373%)  route 5.047ns (56.627%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.051 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/O[1]
                         net (fo=1, routed)           0.835     9.886    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[54]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 3.983ns (44.827%)  route 4.902ns (55.173%))
  Logic Levels:           19  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.168 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/O[1]
                         net (fo=1, routed)           0.690     9.858    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[58]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.996ns (45.345%)  route 4.817ns (54.655%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.181 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[0]
                         net (fo=1, routed)           0.604     9.786    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[61]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.621    10.268    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 4.016ns (45.603%)  route 4.790ns (54.397%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.578     9.779    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 4.016ns (45.603%)  route 4.790ns (54.397%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.578     9.779    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.483    




