<h2>Experiment On Negative Edge D FlipFlop</h2>
<p></p>
<p><button onclick="popup()">Full Screen</button></p>
<p></p>
<p><iframe src="http://cse14-iiith.vlabs.ac.in/final-build/EXP_1sep2010/exp9//exp9_negative/exp9_flipflop_negative_verilog.html" height="602" width="802"> </iframe></p>
<script>// <![CDATA[
function popup(){
 window.open('http://cse14-iiith.vlabs.ac.in/final-build/EXP_1sep2010/exp9//exp9_negative/exp9_flipflop_negative_verilog.html', '_blank', 'toolbar=0,location=0,menubar=0');
 }
// ]]></script>
<script>// <![CDATA[
// ****** ALSO MODIFY THE URLS GIVEN ABOVE **************
// ********MODIFY THIS SECTION **************************

var courseid = "cse14-iiith";
var experiment_name = "Design Of D-Flip Flop Using Verilog"
var lab_name = "VLSI"
 
// *******DO NOT MODIFY THIS SECTION AGAIN **************
// ]]></script>
<script src="https://github.com/openedx-vlead/lab-usage-tracker/blob/master/src/common.js"></script>
<p></p>
<p></p>
<p></p>