<!-- HTML header for doxygen 1.8.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>CORE-V-MCU Chip UVM Environment: uvme_cvmcu_chip_vsqr_c Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="width: 100%;">
<table cellspacing="0" cellpadding="0" style="width: 100%;">
 <tbody>
 <tr style="height: 56px;">
  &#160;<span id="projectname">uvme_cvmcu_chip</span>
  <td style="padding-left: 0.5em; width: 100%;">
   <!--div id="projectnumber">CORE-V-MCU Chip UVM Environment
   </div-->
   <div id="projectbrief">CORE-V-MCU Chip UVM Environment</div>
  </td>
   <td style="display: flex;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classuvme__cvmcu__chip__vsqr__c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="classuvme__cvmcu__chip__vsqr__c-members.html">List of all members</a> &#124;
<a href="#pub-methods">Functions and Tasks</a>  </div>
  <div class="headertitle">
<div class="title">uvme_cvmcu_chip_vsqr_c Class Reference<div class="ingroups"><a class="el" href="group__uvme__cvmcu__chip__comps.html">Components</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Component on which all CORE-V-MCU Sub-System environment (<a class="el" href="classuvme__cvmcu__chip__env__c.html" title="Component that encapsulates, builds and connects all other CORE-V-MCU Chip environment components...">uvme_cvmcu_chip_env_c</a>) virtual sequences are run. </p>
</div><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for uvme_cvmcu_chip_vsqr_c:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="classuvme__cvmcu__chip__vsqr__c__inherit__graph.svg" width="475" height="80"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for uvme_cvmcu_chip_vsqr_c:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classuvme__cvmcu__chip__vsqr__c__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Functions and Tasks</h2></td></tr>
<tr class="memitem:a6c9336e4780b2ba14b3e0d5a38d4f290"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a6c9336e4780b2ba14b3e0d5a38d4f290">new</a> (string name=&quot;uvme_cvmcu_chip_sqr&quot;, uvm_component <a class="el" href="uvmx__subscriber_8sv.html#ace5c468da6fa0339ec0be664d8a177cf">parent</a>=null)</td></tr>
<tr class="memdesc:a6c9336e4780b2ba14b3e0d5a38d4f290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <a href="#a6c9336e4780b2ba14b3e0d5a38d4f290">More...</a><br/></td></tr>
<tr class="separator:a6c9336e4780b2ba14b3e0d5a38d4f290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096416141d2a6cfe0abfb28fe8ec0a63"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a096416141d2a6cfe0abfb28fe8ec0a63">create_ports</a> ()</td></tr>
<tr class="memdesc:a096416141d2a6cfe0abfb28fe8ec0a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates analysis ports.  <a href="#a096416141d2a6cfe0abfb28fe8ec0a63">More...</a><br/></td></tr>
<tr class="separator:a096416141d2a6cfe0abfb28fe8ec0a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Fields</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Sequencer handles</div></td></tr>
<tr class="memitem:a6239a4c6bd5c1648cdf066ff343ab646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__jtag__vsqr__c.html">uvma_jtag_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a6239a4c6bd5c1648cdf066ff343ab646">jtag_agent_vsequencer</a></td></tr>
<tr class="memdesc:a6239a4c6bd5c1648cdf066ff343ab646"><td class="mdescLeft">&#160;</td><td class="mdescRight">JTAG controller sequencer.  <a href="#a6239a4c6bd5c1648cdf066ff343ab646">More...</a><br/></td></tr>
<tr class="separator:a6239a4c6bd5c1648cdf066ff343ab646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a7b09474452ad04eb9e41f8160a158"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__vsqr__c.html">uvma_spi_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a02a7b09474452ad04eb9e41f8160a158">qspi_s0_agent_vsequencer</a></td></tr>
<tr class="memdesc:a02a7b09474452ad04eb9e41f8160a158"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI slave 0 sequencer.  <a href="#a02a7b09474452ad04eb9e41f8160a158">More...</a><br/></td></tr>
<tr class="separator:a02a7b09474452ad04eb9e41f8160a158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b2e5f7160e98739585f254ba5a2c86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__vsqr__c.html">uvma_spi_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#af1b2e5f7160e98739585f254ba5a2c86">qspi_s1_agent_vsequencer</a></td></tr>
<tr class="memdesc:af1b2e5f7160e98739585f254ba5a2c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI slave 1 sequencer.  <a href="#af1b2e5f7160e98739585f254ba5a2c86">More...</a><br/></td></tr>
<tr class="separator:af1b2e5f7160e98739585f254ba5a2c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fb215170472fbb17facbd02a811bd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__cpi__vsqr__c.html">uvma_cvmcu_cpi_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a55fb215170472fbb17facbd02a811bd8">camera_agent_vsequencer</a></td></tr>
<tr class="memdesc:a55fb215170472fbb17facbd02a811bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Camera Parallel Interface transmitter sequencer.  <a href="#a55fb215170472fbb17facbd02a811bd8">More...</a><br/></td></tr>
<tr class="separator:a55fb215170472fbb17facbd02a811bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0daaa7195261327cc69beda454e91051"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__vsqr__c.html">uvma_i2c_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a0daaa7195261327cc69beda454e91051">i2c_s0_agent_vsequencer</a></td></tr>
<tr class="memdesc:a0daaa7195261327cc69beda454e91051"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave 0 sequencer.  <a href="#a0daaa7195261327cc69beda454e91051">More...</a><br/></td></tr>
<tr class="separator:a0daaa7195261327cc69beda454e91051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08a730a131a31fb6378d79dc36cea3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__vsqr__c.html">uvma_i2c_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#af08a730a131a31fb6378d79dc36cea3f">i2c_s1_agent_vsequencer</a></td></tr>
<tr class="memdesc:af08a730a131a31fb6378d79dc36cea3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave 1 sequencer.  <a href="#af08a730a131a31fb6378d79dc36cea3f">More...</a><br/></td></tr>
<tr class="separator:af08a730a131a31fb6378d79dc36cea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8058e479cc732bafd8ec4d9d5742ec"><td class="memItemLeft" align="right" valign="top">uvma_apb_vsqr_c&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a8c8058e479cc732bafd8ec4d9d5742ec">apb_agent_vsequencer</a></td></tr>
<tr class="memdesc:a8c8058e479cc732bafd8ec4d9d5742ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB peripherals monitor sequencer.  <a href="#a8c8058e479cc732bafd8ec4d9d5742ec">More...</a><br/></td></tr>
<tr class="separator:a8c8058e479cc732bafd8ec4d9d5742ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14b552cc11917cebc17cae82c2058c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__vsqr__c.html">uvma_uart_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ad14b552cc11917cebc17cae82c2058c8">uart0_agent_vsequencer</a></td></tr>
<tr class="memdesc:ad14b552cc11917cebc17cae82c2058c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 0 sequencer.  <a href="#ad14b552cc11917cebc17cae82c2058c8">More...</a><br/></td></tr>
<tr class="separator:ad14b552cc11917cebc17cae82c2058c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82ef98866e0ee3c03bf2e5105094944"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__vsqr__c.html">uvma_uart_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ae82ef98866e0ee3c03bf2e5105094944">uart1_agent_vsequencer</a></td></tr>
<tr class="memdesc:ae82ef98866e0ee3c03bf2e5105094944"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 1 sequencer.  <a href="#ae82ef98866e0ee3c03bf2e5105094944">More...</a><br/></td></tr>
<tr class="separator:ae82ef98866e0ee3c03bf2e5105094944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6962d65ae88bd7b3084748e787765f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__sdio__vsqr__c.html">uvma_sdio_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#aa6962d65ae88bd7b3084748e787765f1">sdio_agent_vsequencer</a></td></tr>
<tr class="memdesc:aa6962d65ae88bd7b3084748e787765f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash card sequencer.  <a href="#aa6962d65ae88bd7b3084748e787765f1">More...</a><br/></td></tr>
<tr class="separator:aa6962d65ae88bd7b3084748e787765f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9ce67895dd97310468d4975313c722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__vsqr__c.html">uvma_i2c_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a5a9ce67895dd97310468d4975313c722">i2c_m_agent_vsequencer</a></td></tr>
<tr class="memdesc:a5a9ce67895dd97310468d4975313c722"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C master sequencer.  <a href="#a5a9ce67895dd97310468d4975313c722">More...</a><br/></td></tr>
<tr class="separator:a5a9ce67895dd97310468d4975313c722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31c89c2074223cb8c9dccd6808f58bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__io__vsqr__c.html">uvma_cvmcu_io_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ac31c89c2074223cb8c9dccd6808f58bd">io_agent_vsequencer</a></td></tr>
<tr class="memdesc:ac31c89c2074223cb8c9dccd6808f58bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IO ports sequencer.  <a href="#ac31c89c2074223cb8c9dccd6808f58bd">More...</a><br/></td></tr>
<tr class="separator:ac31c89c2074223cb8c9dccd6808f58bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b388205a84f6bee617dce60115babf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__obi__vsqr__c.html">uvma_obi_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a92b388205a84f6bee617dce60115babf">instr_obi_agent_vsequencer</a></td></tr>
<tr class="memdesc:a92b388205a84f6bee617dce60115babf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction memory OBI sequencer.  <a href="#a92b388205a84f6bee617dce60115babf">More...</a><br/></td></tr>
<tr class="separator:a92b388205a84f6bee617dce60115babf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac979f21ff5a0ddf58b548b06e3d3c405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__obi__vsqr__c.html">uvma_obi_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ac979f21ff5a0ddf58b548b06e3d3c405">data_obi_agent_vsequencer</a></td></tr>
<tr class="memdesc:ac979f21ff5a0ddf58b548b06e3d3c405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data memory OBI sequencer.  <a href="#ac979f21ff5a0ddf58b548b06e3d3c405">More...</a><br/></td></tr>
<tr class="separator:ac979f21ff5a0ddf58b548b06e3d3c405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282b7ec6b94d00378268503f4ff80c6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__event__vsqr__c.html">uvma_cvmcu_event_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a282b7ec6b94d00378268503f4ff80c6f">event_agent_vsequencer</a></td></tr>
<tr class="memdesc:a282b7ec6b94d00378268503f4ff80c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event sequencer.  <a href="#a282b7ec6b94d00378268503f4ff80c6f">More...</a><br/></td></tr>
<tr class="separator:a282b7ec6b94d00378268503f4ff80c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96dface2d85e554d346858e10577be7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__dbg__vsqr__c.html">uvma_cvmcu_dbg_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a96dface2d85e554d346858e10577be7e">dbg_agent_vsequencer</a></td></tr>
<tr class="memdesc:a96dface2d85e554d346858e10577be7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug sequencer.  <a href="#a96dface2d85e554d346858e10577be7e">More...</a><br/></td></tr>
<tr class="separator:a96dface2d85e554d346858e10577be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab939c09a9c39e0e77f5e004887fa8974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvme__apb__timer__ss__vsqr__c.html">uvme_apb_timer_ss_vsqr_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ab939c09a9c39e0e77f5e004887fa8974">apb_timer_ss_env_vsequencer</a></td></tr>
<tr class="memdesc:ab939c09a9c39e0e77f5e004887fa8974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple timer sequencer.  <a href="#ab939c09a9c39e0e77f5e004887fa8974">More...</a><br/></td></tr>
<tr class="separator:ab939c09a9c39e0e77f5e004887fa8974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Ports</div></td></tr>
<tr class="memitem:ac06552204544f4c50593f8035e27003a"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ac06552204544f4c50593f8035e27003a">udma_qspi0_egress_exp_ap</a></td></tr>
<tr class="memdesc:ac06552204544f4c50593f8035e27003a"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_qspi0_egress output for transactions to the predictor  <a href="#ac06552204544f4c50593f8035e27003a">More...</a><br/></td></tr>
<tr class="separator:ac06552204544f4c50593f8035e27003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9e37bc71f02cfa01760a2d3f975c0"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a44a9e37bc71f02cfa01760a2d3f975c0">udma_qspi1_egress_exp_ap</a></td></tr>
<tr class="memdesc:a44a9e37bc71f02cfa01760a2d3f975c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_qspi1_egress output for transactions to the predictor  <a href="#a44a9e37bc71f02cfa01760a2d3f975c0">More...</a><br/></td></tr>
<tr class="separator:a44a9e37bc71f02cfa01760a2d3f975c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bac0f6b4c196fae335cf859d4f4b7c"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ac3bac0f6b4c196fae335cf859d4f4b7c">udma_i2c0_egress_exp_ap</a></td></tr>
<tr class="memdesc:ac3bac0f6b4c196fae335cf859d4f4b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_i2c0_egress output for transactions to the predictor  <a href="#ac3bac0f6b4c196fae335cf859d4f4b7c">More...</a><br/></td></tr>
<tr class="separator:ac3bac0f6b4c196fae335cf859d4f4b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c603c12bcf4dc7e95314631b3dee1df"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a3c603c12bcf4dc7e95314631b3dee1df">udma_i2c1_egress_exp_ap</a></td></tr>
<tr class="memdesc:a3c603c12bcf4dc7e95314631b3dee1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_i2c1_egress output for transactions to the predictor  <a href="#a3c603c12bcf4dc7e95314631b3dee1df">More...</a><br/></td></tr>
<tr class="separator:a3c603c12bcf4dc7e95314631b3dee1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c278713a6bfb6fd64ad5c86f7d0b52"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a18c278713a6bfb6fd64ad5c86f7d0b52">udma_uart0_egress_exp_ap</a></td></tr>
<tr class="memdesc:a18c278713a6bfb6fd64ad5c86f7d0b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_uart0_egress output for transactions to the predictor  <a href="#a18c278713a6bfb6fd64ad5c86f7d0b52">More...</a><br/></td></tr>
<tr class="separator:a18c278713a6bfb6fd64ad5c86f7d0b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02d7ac602c1b19e2835e4a1c3111792"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ad02d7ac602c1b19e2835e4a1c3111792">udma_uart1_egress_exp_ap</a></td></tr>
<tr class="memdesc:ad02d7ac602c1b19e2835e4a1c3111792"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_uart1_egress output for transactions to the predictor  <a href="#ad02d7ac602c1b19e2835e4a1c3111792">More...</a><br/></td></tr>
<tr class="separator:ad02d7ac602c1b19e2835e4a1c3111792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb9c489c343ae41d5e1e96038e1ccf6"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a2fb9c489c343ae41d5e1e96038e1ccf6">apb_i2c_egress_exp_ap</a></td></tr>
<tr class="memdesc:a2fb9c489c343ae41d5e1e96038e1ccf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">apb_i2c_egress output for transactions to the predictor  <a href="#a2fb9c489c343ae41d5e1e96038e1ccf6">More...</a><br/></td></tr>
<tr class="separator:a2fb9c489c343ae41d5e1e96038e1ccf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9670816e633daee1eec23d6d9196fb"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a7e9670816e633daee1eec23d6d9196fb">gpio_egress_exp_ap</a></td></tr>
<tr class="memdesc:a7e9670816e633daee1eec23d6d9196fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio_egress output for transactions to the predictor  <a href="#a7e9670816e633daee1eec23d6d9196fb">More...</a><br/></td></tr>
<tr class="separator:a7e9670816e633daee1eec23d6d9196fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55aa9e2111f669fb6bcc85eed53406c0"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a55aa9e2111f669fb6bcc85eed53406c0">event_exp_ap</a></td></tr>
<tr class="memdesc:a55aa9e2111f669fb6bcc85eed53406c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">event output for transactions to the predictor  <a href="#a55aa9e2111f669fb6bcc85eed53406c0">More...</a><br/></td></tr>
<tr class="separator:a55aa9e2111f669fb6bcc85eed53406c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ba3a5be73da628de8fd44f06a50c62"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a37ba3a5be73da628de8fd44f06a50c62">dbg_exp_ap</a></td></tr>
<tr class="memdesc:a37ba3a5be73da628de8fd44f06a50c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">dbg output for transactions to the predictor  <a href="#a37ba3a5be73da628de8fd44f06a50c62">More...</a><br/></td></tr>
<tr class="separator:a37ba3a5be73da628de8fd44f06a50c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee81d68ec4447b12c755282f2f5a120f"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#aee81d68ec4447b12c755282f2f5a120f">udma_qspi0_ingress_act_ap</a></td></tr>
<tr class="memdesc:aee81d68ec4447b12c755282f2f5a120f"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_qspi0_ingress output for transactions to the scoreboard  <a href="#aee81d68ec4447b12c755282f2f5a120f">More...</a><br/></td></tr>
<tr class="separator:aee81d68ec4447b12c755282f2f5a120f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60169be547d25e34ec73c6c1637c4a5"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#aa60169be547d25e34ec73c6c1637c4a5">udma_qspi1_ingress_act_ap</a></td></tr>
<tr class="memdesc:aa60169be547d25e34ec73c6c1637c4a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_qspi1_ingress output for transactions to the scoreboard  <a href="#aa60169be547d25e34ec73c6c1637c4a5">More...</a><br/></td></tr>
<tr class="separator:aa60169be547d25e34ec73c6c1637c4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c4b888e97e2e69807c4f6d17ed904e"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a41c4b888e97e2e69807c4f6d17ed904e">udma_camera_act_ap</a></td></tr>
<tr class="memdesc:a41c4b888e97e2e69807c4f6d17ed904e"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_camera output for transactions to the scoreboard  <a href="#a41c4b888e97e2e69807c4f6d17ed904e">More...</a><br/></td></tr>
<tr class="separator:a41c4b888e97e2e69807c4f6d17ed904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9153a955e6340e9d541f28dd3f34afda"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a9153a955e6340e9d541f28dd3f34afda">udma_i2c0_ingress_act_ap</a></td></tr>
<tr class="memdesc:a9153a955e6340e9d541f28dd3f34afda"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_i2c0_ingress output for transactions to the scoreboard  <a href="#a9153a955e6340e9d541f28dd3f34afda">More...</a><br/></td></tr>
<tr class="separator:a9153a955e6340e9d541f28dd3f34afda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8504855d8f214b49f8f2a6ad554c9d"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a3c8504855d8f214b49f8f2a6ad554c9d">udma_i2c1_ingress_act_ap</a></td></tr>
<tr class="memdesc:a3c8504855d8f214b49f8f2a6ad554c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_i2c1_ingress output for transactions to the scoreboard  <a href="#a3c8504855d8f214b49f8f2a6ad554c9d">More...</a><br/></td></tr>
<tr class="separator:a3c8504855d8f214b49f8f2a6ad554c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70d5eb914d418b78d13a59eb477cf71"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ad70d5eb914d418b78d13a59eb477cf71">udma_uart0_ingress_act_ap</a></td></tr>
<tr class="memdesc:ad70d5eb914d418b78d13a59eb477cf71"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_uart0_ingress output for transactions to the scoreboard  <a href="#ad70d5eb914d418b78d13a59eb477cf71">More...</a><br/></td></tr>
<tr class="separator:ad70d5eb914d418b78d13a59eb477cf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c30b68b073e828705b8b430c340b554"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#a6c30b68b073e828705b8b430c340b554">udma_uart1_ingress_act_ap</a></td></tr>
<tr class="memdesc:a6c30b68b073e828705b8b430c340b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">udma_uart1_ingress output for transactions to the scoreboard  <a href="#a6c30b68b073e828705b8b430c340b554">More...</a><br/></td></tr>
<tr class="separator:a6c30b68b073e828705b8b430c340b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43a372131aba9113d5519cbd5b81cc4"><td class="memItemLeft" align="right" valign="top">uvm_analysis_port<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__vsqr__c.html#ac43a372131aba9113d5519cbd5b81cc4">apb_i2c_ingress_act_ap</a></td></tr>
<tr class="memdesc:ac43a372131aba9113d5519cbd5b81cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">apb_i2c_ingress output for transactions to the scoreboard  <a href="#ac43a372131aba9113d5519cbd5b81cc4">More...</a><br/></td></tr>
<tr class="separator:ac43a372131aba9113d5519cbd5b81cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a6c9336e4780b2ba14b3e0d5a38d4f290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvme_cvmcu_chip_vsqr_c::new </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>name</em> = <code>&quot;uvme_cvmcu_chip_sqr&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uvm_component&#160;</td>
          <td class="paramname"><em>parent</em> = <code>null</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default constructor. </p>

</div>
</div>
<a class="anchor" id="a096416141d2a6cfe0abfb28fe8ec0a63"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_cvmcu_chip_vsqr_c::create_ports </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates analysis ports. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a6239a4c6bd5c1648cdf066ff343ab646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__jtag__vsqr__c.html">uvma_jtag_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::jtag_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>JTAG controller sequencer. </p>

</div>
</div>
<a class="anchor" id="a02a7b09474452ad04eb9e41f8160a158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__vsqr__c.html">uvma_spi_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::qspi_s0_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI slave 0 sequencer. </p>

</div>
</div>
<a class="anchor" id="af1b2e5f7160e98739585f254ba5a2c86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__vsqr__c.html">uvma_spi_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::qspi_s1_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI slave 1 sequencer. </p>

</div>
</div>
<a class="anchor" id="a55fb215170472fbb17facbd02a811bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__cpi__vsqr__c.html">uvma_cvmcu_cpi_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::camera_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Camera Parallel Interface transmitter sequencer. </p>

</div>
</div>
<a class="anchor" id="a0daaa7195261327cc69beda454e91051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__vsqr__c.html">uvma_i2c_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::i2c_s0_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C slave 0 sequencer. </p>

</div>
</div>
<a class="anchor" id="af08a730a131a31fb6378d79dc36cea3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__vsqr__c.html">uvma_i2c_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::i2c_s1_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C slave 1 sequencer. </p>

</div>
</div>
<a class="anchor" id="a8c8058e479cc732bafd8ec4d9d5742ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvma_apb_vsqr_c uvme_cvmcu_chip_vsqr_c::apb_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB peripherals monitor sequencer. </p>

</div>
</div>
<a class="anchor" id="ad14b552cc11917cebc17cae82c2058c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__vsqr__c.html">uvma_uart_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::uart0_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 0 sequencer. </p>

</div>
</div>
<a class="anchor" id="ae82ef98866e0ee3c03bf2e5105094944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__vsqr__c.html">uvma_uart_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::uart1_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 1 sequencer. </p>

</div>
</div>
<a class="anchor" id="aa6962d65ae88bd7b3084748e787765f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__sdio__vsqr__c.html">uvma_sdio_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::sdio_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash card sequencer. </p>

</div>
</div>
<a class="anchor" id="a5a9ce67895dd97310468d4975313c722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__vsqr__c.html">uvma_i2c_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::i2c_m_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C master sequencer. </p>

</div>
</div>
<a class="anchor" id="ac31c89c2074223cb8c9dccd6808f58bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__io__vsqr__c.html">uvma_cvmcu_io_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::io_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IO ports sequencer. </p>

</div>
</div>
<a class="anchor" id="a92b388205a84f6bee617dce60115babf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__obi__vsqr__c.html">uvma_obi_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::instr_obi_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction memory OBI sequencer. </p>

</div>
</div>
<a class="anchor" id="ac979f21ff5a0ddf58b548b06e3d3c405"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__obi__vsqr__c.html">uvma_obi_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::data_obi_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data memory OBI sequencer. </p>

</div>
</div>
<a class="anchor" id="a282b7ec6b94d00378268503f4ff80c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__event__vsqr__c.html">uvma_cvmcu_event_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::event_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Event sequencer. </p>

</div>
</div>
<a class="anchor" id="a96dface2d85e554d346858e10577be7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__dbg__vsqr__c.html">uvma_cvmcu_dbg_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::dbg_agent_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug sequencer. </p>

</div>
</div>
<a class="anchor" id="ab939c09a9c39e0e77f5e004887fa8974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvme__apb__timer__ss__vsqr__c.html">uvme_apb_timer_ss_vsqr_c</a> uvme_cvmcu_chip_vsqr_c::apb_timer_ss_env_vsequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Simple timer sequencer. </p>

</div>
</div>
<a class="anchor" id="ac06552204544f4c50593f8035e27003a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_qspi0_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_qspi0_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a44a9e37bc71f02cfa01760a2d3f975c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_qspi1_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_qspi1_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="ac3bac0f6b4c196fae335cf859d4f4b7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_i2c0_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_i2c0_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a3c603c12bcf4dc7e95314631b3dee1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_i2c1_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_i2c1_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a18c278713a6bfb6fd64ad5c86f7d0b52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_uart0_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_uart0_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="ad02d7ac602c1b19e2835e4a1c3111792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_uart1_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_uart1_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a2fb9c489c343ae41d5e1e96038e1ccf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::apb_i2c_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>apb_i2c_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a7e9670816e633daee1eec23d6d9196fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::gpio_egress_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio_egress output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a55aa9e2111f669fb6bcc85eed53406c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::event_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>event output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="a37ba3a5be73da628de8fd44f06a50c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::dbg_exp_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dbg output for transactions to the predictor </p>

</div>
</div>
<a class="anchor" id="aee81d68ec4447b12c755282f2f5a120f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_qspi0_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_qspi0_ingress output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="aa60169be547d25e34ec73c6c1637c4a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_qspi1_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_qspi1_ingress output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="a41c4b888e97e2e69807c4f6d17ed904e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_camera_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_camera output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="a9153a955e6340e9d541f28dd3f34afda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_i2c0_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_i2c0_ingress output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="a3c8504855d8f214b49f8f2a6ad554c9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_i2c1_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_i2c1_ingress output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="ad70d5eb914d418b78d13a59eb477cf71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_uart0_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_uart0_ingress output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="a6c30b68b073e828705b8b430c340b554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::udma_uart1_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>udma_uart1_ingress output for transactions to the scoreboard </p>

</div>
</div>
<a class="anchor" id="ac43a372131aba9113d5519cbd5b81cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_analysis_port&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_vsqr_c::apb_i2c_ingress_act_ap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>apb_i2c_ingress output for transactions to the scoreboard </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<script type="text/javascript">
    // script for doxygen 1.9.1
    $(function() {
        $(document).ready(function(){
           toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
           toggleButton.title = "Toggle Light/Dark Mode"
           document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
       })
    })
</script>
</body>
</html>
