
*** Running vivado
    with args -log ntt_memory_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ntt_memory_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ntt_memory_wrapper.tcl -notrace
Command: link_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 2568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.547 ; gain = 0.000 ; free physical = 6878 ; free virtual = 19379
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1973.547 ; gain = 607.238 ; free physical = 6878 ; free virtual = 19379
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2078.301 ; gain = 96.750 ; free physical = 6840 ; free virtual = 19341

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16c6d4fcd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.074 ; gain = 558.773 ; free physical = 6358 ; free virtual = 18849

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1108a52de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6273 ; free virtual = 18763
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122a7a900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6272 ; free virtual = 18763
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b0e24189

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6258 ; free virtual = 18749
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 508 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b0e24189

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6257 ; free virtual = 18748
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14bd13a4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6256 ; free virtual = 18747
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e975f0c4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6256 ; free virtual = 18747
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             508  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6256 ; free virtual = 18747
Ending Logic Optimization Task | Checksum: 1a960bcd2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2754.980 ; gain = 0.000 ; free physical = 6248 ; free virtual = 18739

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.698 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: d04dae23

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3104.926 ; gain = 0.000 ; free physical = 6176 ; free virtual = 18666
Ending Power Optimization Task | Checksum: d04dae23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3104.926 ; gain = 349.945 ; free physical = 6210 ; free virtual = 18700

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d04dae23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.926 ; gain = 0.000 ; free physical = 6210 ; free virtual = 18700

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.926 ; gain = 0.000 ; free physical = 6210 ; free virtual = 18700
Ending Netlist Obfuscation Task | Checksum: 19d35415a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.926 ; gain = 0.000 ; free physical = 6209 ; free virtual = 18700
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3104.926 ; gain = 1131.379 ; free physical = 6209 ; free virtual = 18700
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.926 ; gain = 0.000 ; free physical = 6209 ; free virtual = 18700
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_nwc_op_1/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3104.926 ; gain = 0.000 ; free physical = 6200 ; free virtual = 18698
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
Command: report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_nwc_op_1/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6176 ; free virtual = 18676
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b1ce4e7f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6176 ; free virtual = 18676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6176 ; free virtual = 18677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100f2802e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6106 ; free virtual = 18606

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 121cd57f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6037 ; free virtual = 18537

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 121cd57f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6037 ; free virtual = 18537
Phase 1 Placer Initialization | Checksum: 121cd57f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6037 ; free virtual = 18537

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1edd60b6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6018 ; free virtual = 18518

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/in_a[40] could not be optimized because driver DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[1].MUL_reg[1]_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/in_a[53] could not be optimized because driver DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[2].MUL_reg[2]_i_11__5 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5897 ; free virtual = 18403

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1001d10af

Time (s): cpu = 00:02:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5911 ; free virtual = 18417
Phase 2.2 Global Placement Core | Checksum: 1007247ad

Time (s): cpu = 00:02:24 ; elapsed = 00:00:41 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5906 ; free virtual = 18412
Phase 2 Global Placement | Checksum: 1007247ad

Time (s): cpu = 00:02:24 ; elapsed = 00:00:41 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5913 ; free virtual = 18419

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6f5c1eac

Time (s): cpu = 00:02:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5918 ; free virtual = 18424

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f45d0b0e

Time (s): cpu = 00:02:38 ; elapsed = 00:00:47 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5930 ; free virtual = 18436

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f61bd57

Time (s): cpu = 00:02:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5930 ; free virtual = 18436

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e81c334a

Time (s): cpu = 00:02:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5930 ; free virtual = 18436

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 5fedb507

Time (s): cpu = 00:02:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5936 ; free virtual = 18444

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d1976ac0

Time (s): cpu = 00:02:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5876 ; free virtual = 18408

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 880fe944

Time (s): cpu = 00:02:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5876 ; free virtual = 18408

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f7b9b3e2

Time (s): cpu = 00:02:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5876 ; free virtual = 18408
Phase 3 Detail Placement | Checksum: f7b9b3e2

Time (s): cpu = 00:02:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5876 ; free virtual = 18408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 219ca95b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 219ca95b5

Time (s): cpu = 00:03:07 ; elapsed = 00:01:00 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5904 ; free virtual = 18434
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d73affaf

Time (s): cpu = 00:03:13 ; elapsed = 00:01:06 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5908 ; free virtual = 18426
Phase 4.1 Post Commit Optimization | Checksum: 1d73affaf

Time (s): cpu = 00:03:13 ; elapsed = 00:01:06 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5908 ; free virtual = 18426

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d73affaf

Time (s): cpu = 00:03:14 ; elapsed = 00:01:07 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5915 ; free virtual = 18433

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d73affaf

Time (s): cpu = 00:03:14 ; elapsed = 00:01:07 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5916 ; free virtual = 18434

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5916 ; free virtual = 18434
Phase 4.4 Final Placement Cleanup | Checksum: 19b3b3111

Time (s): cpu = 00:03:14 ; elapsed = 00:01:07 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5916 ; free virtual = 18434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b3b3111

Time (s): cpu = 00:03:14 ; elapsed = 00:01:07 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5916 ; free virtual = 18433
Ending Placer Task | Checksum: b92c645d

Time (s): cpu = 00:03:14 ; elapsed = 00:01:07 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5916 ; free virtual = 18434
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:09 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6011 ; free virtual = 18529
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 6011 ; free virtual = 18529
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5956 ; free virtual = 18525
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_nwc_op_1/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5992 ; free virtual = 18519
INFO: [runtcl-4] Executing : report_io -file ntt_memory_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5956 ; free virtual = 18484
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_placed.rpt -pb ntt_memory_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3128.938 ; gain = 0.000 ; free physical = 5977 ; free virtual = 18505
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4044ec00 ConstDB: 0 ShapeSum: 78e7785d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f2e2d718

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3328.301 ; gain = 198.359 ; free physical = 5658 ; free virtual = 18176
Post Restoration Checksum: NetGraph: 99ca2065 NumContArr: 5918b6b3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f2e2d718

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3339.293 ; gain = 209.352 ; free physical = 5634 ; free virtual = 18151

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f2e2d718

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3395.816 ; gain = 265.875 ; free physical = 5573 ; free virtual = 18091

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f2e2d718

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3395.816 ; gain = 265.875 ; free physical = 5573 ; free virtual = 18091
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 178828b19

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5544 ; free virtual = 18062
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=-0.207 | THS=-183.950|

Phase 2 Router Initialization | Checksum: 10a9bfb67

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5531 ; free virtual = 18048

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37312
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37312
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 87cf6332

Time (s): cpu = 00:01:18 ; elapsed = 00:00:37 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5521 ; free virtual = 18039

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4321
 Number of Nodes with overlaps = 427
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.246  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 88a44146

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010
Phase 4 Rip-up And Reroute | Checksum: 88a44146

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 88a44146

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 88a44146

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010
Phase 5 Delay and Skew Optimization | Checksum: 88a44146

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b71ebad5

Time (s): cpu = 00:01:47 ; elapsed = 00:00:46 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.330  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b71ebad5

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010
Phase 6 Post Hold Fix | Checksum: b71ebad5

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5491 ; free virtual = 18010

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.9455 %
  Global Horizontal Routing Utilization  = 2.10399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7446cf83

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5490 ; free virtual = 18008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7446cf83

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5489 ; free virtual = 18007

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1633050b5

Time (s): cpu = 00:01:50 ; elapsed = 00:00:49 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5486 ; free virtual = 18004

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.330  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1633050b5

Time (s): cpu = 00:01:50 ; elapsed = 00:00:49 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5488 ; free virtual = 18006
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:00:49 . Memory (MB): peak = 3472.527 ; gain = 342.586 ; free physical = 5580 ; free virtual = 18098

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:54 ; elapsed = 00:00:51 . Memory (MB): peak = 3472.527 ; gain = 343.590 ; free physical = 5580 ; free virtual = 18098
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3472.527 ; gain = 0.000 ; free physical = 5580 ; free virtual = 18098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3472.527 ; gain = 0.000 ; free physical = 5518 ; free virtual = 18099
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_nwc_op_1/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3472.527 ; gain = 0.000 ; free physical = 5572 ; free virtual = 18106
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
Command: report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_nwc_op_1/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_nwc_op_1/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
Command: report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3519.387 ; gain = 0.000 ; free physical = 5486 ; free virtual = 18030
INFO: [runtcl-4] Executing : report_route_status -file ntt_memory_wrapper_route_status.rpt -pb ntt_memory_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ntt_memory_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ntt_memory_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ntt_memory_wrapper_bus_skew_routed.rpt -pb ntt_memory_wrapper_bus_skew_routed.pb -rpx ntt_memory_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 20:04:26 2023...
