Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 25 10:50:53 2024
| Host         : G-P-SHAHAMZ-LW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z045
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1995 |
|    Minimum number of control sets                        |  1847 |
|    Addition due to synthesis replication                 |   129 |
|    Addition due to physical synthesis replication        |    19 |
| Unused register locations in slices containing registers |  5817 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1995 |
| >= 0 to < 4        |   199 |
| >= 4 to < 6        |   490 |
| >= 6 to < 8        |   178 |
| >= 8 to < 10       |   173 |
| >= 10 to < 12      |    76 |
| >= 12 to < 14      |    50 |
| >= 14 to < 16      |    32 |
| >= 16              |   797 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           28217 |         7600 |
| No           | No                    | Yes                    |            2366 |          776 |
| No           | Yes                   | No                     |            5866 |         2384 |
| Yes          | No                    | No                     |           12508 |         4131 |
| Yes          | No                    | Yes                    |            2937 |          873 |
| Yes          | Yes                   | No                     |           10929 |         3261 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                Clock Signal                                                                |                                                                                                                                             Enable Signal                                                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/last_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]_0                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16_i_1__5_n_0                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/rd_valid_l1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[185]_i_1_n_0                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/reset_gen[2].reset_async_reg_n_0_[0]                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/Q[0]                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/zerodeep.m_axis_raddr0                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/Q[0]                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                                                                        |                                                                                                                                                                                                                                                                                                      | i_spi/spi_csn_s__0                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
| ~i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                                                                        |                                                                                                                                                                                                                                                                                                      | i_spi/spi_csn_s__0                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg_n_0_[0]                                                                                                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg_n_0_[0]                                                                                                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg_n_0_[0]                                                                                                                             |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[0]                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/Q[0]                                                                                                                            |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_raddr_sync/cdc_sync_stage1[0]_i_1__0_n_0                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_waddr_sync/cdc_sync_stage1[0]_i_1_n_0                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset                                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_waddr_sync/cdc_sync_stage1[0]_i_1_n_0                                                                                                 |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_raddr_sync/cdc_sync_stage1[0]_i_1__0_n_0                                                                                              |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                              |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1                                                                                  |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__67_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst            |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_core_preset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_mmcm_preset                                                                                                                                                               |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/up_core_preset                                                                                                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/up_core_preset                                                                                                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__56_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                             |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_0                                                                                                                |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                3 |              3 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_core_preset                                                                                                                                                                        |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__10_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/reb                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__22_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst            |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__34_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst            |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                             |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__79_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__47_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/tx_eof_fm_d1[0]_i_1_n_0                                                                                                                                                               |                2 |              3 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/Q[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_cgs/SR[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_cgs/SR[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_cgs/SR[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/reset_ctrl                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[76]_0                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[76]_0                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/Q[0]                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance_reg[3][0]                                                                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/ifs_rst[3]_i_1_n_0                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/cgs_rst0                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/en_align                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/cgs_rst0                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/goto_next_state_s                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/Q[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/init_calib_complete_reg                                                                |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_2                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                     |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/do_reset                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_cgs/SR[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                       |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/last_eot_reg_2[0]                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                  |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/do_reset                                                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                          |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                        |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_2[0]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                           | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                     |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/do_reset_reg_n_0                                                                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                              | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length                                                                                                                                  |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/bl_ready_reg_1[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/sync_min_pulse_m_reg[1]_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/SS[0]                                                                                                                                               |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                                                 | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/E[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/lane_cgs_enable[3]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/eof_reset1                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/p_1_in                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length                                                                                                                                     |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/acked_reg[1]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/g0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_1[0]                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_data_offload_fsm/rd_fsm_state[3]_i_2_n_0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/dst_sw_resetn_reg_0[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_hdata[15]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/FSM_sequential_bufctrl[2]_i_2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/bufctrl0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                           | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__25[0]                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/sync_min_pulse_m_reg[1]_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/SS[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/i_src_fsm_status/i_sync_out/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                      |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                             |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/sync_tx_path.i_sync_xfer_control/i_sync_in/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                           |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/i_dst_fsm_status/i_sync_in/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/eof_reset1                                                                                                                                                       |                4 |              4 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[7]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/sync_rx_path.i_sync_xfer_control/i_sync_in/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_upack/inst/i_upack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_upack/inst/i_upack/i_pack_shell/reset_ctrl                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_1[0]                                                                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/E[0]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/p_1_in                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/E[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/i_dst_fsm_status/i_sync_out/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/g0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                     |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_data_offload_fsm/i_wr_empty_sync/E[0]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/i_src_fsm_status/i_sync_out/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                             |                4 |              5 |         1.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                               | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                             |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                                            | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/i_src_fsm_status/i_sync_in/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_bypass_fifo/genblk1[0].i_fifo/fifo.i_address_gray/g_async_clock.i_raddr_sync_gray/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SS[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_3[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_2[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_bypass_fifo/genblk1[0].i_fifo/fifo.i_address_gray/g_async_clock.i_waddr_sync_gray/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/dst_sw_resetn_reg_0[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                      |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/bit_cnt[4]_i_1_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_3[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                     | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_data_offload_fsm/i_wr_empty_sync/E[0]                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SS[0]                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_bypass_fifo/genblk1[0].i_fifo/fifo.i_address_gray/g_async_clock.i_raddr_sync_gray/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SS[0]                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                             |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                4 |              5 |         1.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_bypass_fifo/genblk1[0].i_fifo/fifo.i_address_gray/g_async_clock.i_waddr_sync_gray/E[0]                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/dst_sw_resetn_reg_0[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/E[0]                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state_reg[15]_2[0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                             |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                     |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                               |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/dac_sync_count[4]_i_2_n_0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/dac_sync_count[4]_i_1_n_0                                                                                                                           |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state_reg[15]_1[0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/i_dst_fsm_status/i_sync_in/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                  | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                     |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[6]_4                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                              |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                         |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                               |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                         |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                   |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                        |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                          |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                         |                4 |              6 |         1.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                              |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                      |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                              |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/FSM_onehot_state[5]_i_1__0_n_0                                                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                             |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                                                                        | i_spi/sel                                                                                                                                                                                                                                                                                            | i_spi/spi_csn_s__0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                      |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                  |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                      |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[5]_i_1__0_n_0                                                                                      |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/i_src_fsm_status/i_sync_in/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/i_sync_status_dest/E[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/FSM_onehot_state[5]_i_1_n_0                                                                                                     |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_slice/src_fifo_valid                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_slice/SR[0]                                                                                                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_59                                                                                      |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                               |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[5]_i_1_n_0                                                                                        |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                        |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/i_rd_fifo/fifo.i_address_gray/p_0_in                                                                                                                                     |                5 |              6 |         1.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                           |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dma_stream/i_data_mover/s_axis_last_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                 |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                             |                3 |              6 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                      |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                           |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                           |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                                              | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                 |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/lmfc_edge_d1                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/ilas_reset                                                                                                                                                       |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_rewind_req_fifo/zerodeep.axis_valid_d_reg_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_1                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                           |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_req_ready                                                                                                                      |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                                              | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                 |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                                              | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                 |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/state_reg_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_1[0]                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                         |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                             |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                              | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                              |                8 |              8 |         1.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0               |                6 |              8 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                              |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                           | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                           |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                          |                5 |              8 |         1.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                          |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/SR[0]                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/state_reg_1[0]                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/good_counter[7]_i_1_n_0                                                                                                                                          |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/state_reg_1[0]                                                                                                                           |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/state_reg_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/state_reg_1[0]                                                                                                                           |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_2[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/state_reg_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_4[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/state_reg_1[0]                                                                                                                           |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_cdata[15]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_slice/src_fifo_valid                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_slice/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                            |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/state_reg_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_vindex[7]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/frame_cnt[7]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                       |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_6[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/ilas_reset                                                                                                                                                       |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_5[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/SR[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                             |                6 |              8 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_last_beat                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_18[0]                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                     |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_0[0]                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]                                                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_57[0]                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                     |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_37[0]                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/do_reset_reg_n_0                                                                                                                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_46[0]                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                     |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_4[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                     |                6 |              8 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst            |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                     |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                         |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                     |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0                                                                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_last_beat                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/E[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/last_eot_reg_3                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_adc_ext_sync_manual_req_reg[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                 | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                     |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                 |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                 |                8 |              9 |         1.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                       | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_1__0_n_0                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                            |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[9]_i_1_n_0                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                             | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_9                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                 |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                6 |              9 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                8 |              9 |         1.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                              |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                            |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_rdata_d[29]_i_1__0_n_0                                                                                                                                                          |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                          |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                        |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                     |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                         |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                              |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                  |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                  |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                     |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                   |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                        |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rdata_d[29]_i_1__0_n_0                                                                                                                                                          |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                  |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_all                                                                                                                                                        |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/device_reset                                                                                                                                                          |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst            |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                                         | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dma_stream/i_data_mover/zerodeep.axis_valid_d_reg[0]                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                             |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                        |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                   |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                    |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_all                                                                                                                                                        |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                7 |             10 |         1.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                6 |             10 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                4 |             11 |         2.75 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/device_reset                                                                                                                                                          |                6 |             11 |         1.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |                4 |             11 |         2.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/p_1_in_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0                                                                                                                |                7 |             11 |         1.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_lane_latency_monitor/sel                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/latency_monitor_reset                                                                                                                                            |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/rd_addr[2]_i_1_n_0                                                                                                                                               |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]_2[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/measured_burst_length[11]_i_2_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/measured_burst_length[11]_i_1_n_0                                                                              |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                  |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_adc_sync0                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                 |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                 | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                     |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_2                                                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_hindex[11]_i_1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_2                                                                                                                |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                  |                7 |             12 |         1.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                        |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_dac_num_lanes0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                            |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                 | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                |                5 |             13 |         2.60 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_lane_latency_monitor/gen_lane[1].lane_captured_reg0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/latency_monitor_reset                                                                                                                                            |                2 |             13 |         6.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_waddr_sync/response_dest_ready_reg[0]                                                                                                       |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_lane_latency_monitor/gen_lane[0].lane_captured_reg0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/latency_monitor_reset                                                                                                                                            |                2 |             13 |         6.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_lane_latency_monitor/gen_lane[3].lane_captured_reg0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/latency_monitor_reset                                                                                                                                            |                2 |             13 |         6.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_lane_latency_monitor/gen_lane[2].lane_captured_reg0                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/latency_monitor_reset                                                                                                                                            |                2 |             13 |         6.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                6 |             13 |         2.17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0                        |                                                                                                                                                                                                                                                                                                      | sys_rst_IBUF                                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0                                                                                                                |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/p_1_in                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/s_axi_aresetn_0[0]                                                                                                                                         |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                                                                     |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/data8[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                 |                9 |             14 |         1.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_transfer_length0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/p_1_in                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                              |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                              |                8 |             14 |         1.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                      |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                                                                       |                6 |             14 |         2.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                 |                8 |             15 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[3]                                                                                                                                         |                9 |             15 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/i_sync_src_transfer_length/i_sync_out/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[2]                                                                                                                                         |                5 |             15 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             15 |         2.14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                                      | sys_rst_IBUF                                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[4]                                                                                                                                         |                6 |             15 |         2.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dma_stream/i_data_mover/s_axis_valid_0[0]                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                |                3 |             15 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             15 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_12[0]                                                                                   |                9 |             15 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/Q[0]                                                                                                                            |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_5[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count0                                                                                                                               |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/p_0_in0                                                                                                                                                                             |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_sdata[15]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_edata[15]_i_1_n_0                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                 |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_dev_clock_mon/up_count0                                                                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0            |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count0                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                 |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_dev_clock_mon/up_count0                                                                                                                                             |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_7[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_6[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/wr_last_beat                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/wr_length0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/i_sync_src_transfer_length/i_sync_in/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[11]_0[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[6]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[5]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count0                                                                                                                                                                 |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[4]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[2]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_slice/fwd_ready_s                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_slice/fwd_data[527]_i_1_n_0                                                                                                |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_waddr_sync/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/rd_req_cnt1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[3]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                 |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_slice/dest_fifo_ready                                                                                                      |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                      |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count                                                                                                                                                                    |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                              |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_slice/src_last_beat                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_slice/src_last_beat                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[7]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/E[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_3[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_9[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_5[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_7[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_3[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[1]                                                                                                                                         |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_6[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_cm_4/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ch_ready_0_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[4]_0[0]                                                                                                                                         |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_cm_ready_0_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ch_ready_2_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_15/up_ready_int_reg_1[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_3/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_2/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_7/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ch_ready_1_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_8[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_cm_12/up_ready_int_reg_1[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_cm_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_icm_enb_reg_0[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_0[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_es_ready_3_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ch_ready_3_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ch_ready_2_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ch_ready_1_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ch_ready_0_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_7/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_3/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_2/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_1/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ch_ready_3_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_7/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_3/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_2/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_1/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_es_ready_2_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_start_split                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_es_ready_1_0[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_9[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_8[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_7[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/E[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_6[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_5[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_4[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                9 |             17 |         1.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_0[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_1[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_2[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_4[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_1/up_ready_int_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                                                                                     |                8 |             17 |         2.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_2[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_2[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_4[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_3[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_5[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_6[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_7[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_8[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                             |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_0[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_1[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                3 |             17 |         5.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_1[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             17 |         2.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_9[0]                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                4 |             17 |         4.25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                             |                6 |             18 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_req_gen/burst_count                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_src_dma_stream/i_data_mover/cur_req_xlast0                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/do_enable_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_upack/inst/i_upack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/Q[0]                                                                                                                            |                9 |             18 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_cfg_ilas_data_f                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                9 |             19 |         2.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                6 |             20 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SS[0]                                                                                                                                                         |                5 |             20 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                             |                5 |             20 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SS[0]                                                                                                                                                         |                4 |             20 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                5 |             20 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |               10 |             20 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               16 |             21 |         1.31 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                9 |             21 |         2.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                5 |             21 |         4.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_dev_clock_mon/up_count_capture_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_dev_clock_mon/up_d_count[20]_i_1__0_n_0                                                                                                                             |                3 |             21 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                    |                7 |             21 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_dev_clock_mon/up_count_capture_s                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_dev_clock_mon/up_d_count[20]_i_1__0_n_0                                                                                                                             |                7 |             21 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                    |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                     |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                |               16 |             22 |         1.38 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                          |                4 |             22 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                        |                5 |             22 |         4.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |               10 |             22 |         2.20 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_dev_clock_mon/d_count_run_m3                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_dev_clock_mon/d_count_reset_s                                                                                                                                       |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                        |                3 |             22 |         7.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_reset_s                                                                                                                                           |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_dev_clock_mon/d_count_run_m3                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_dev_clock_mon/d_count_reset_s                                                                                                                                       |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_reset_s                                                                                                                                           |                6 |             22 |         3.67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/dst_sw_resetn_reg_0[0]                                                                                                                                        |                7 |             23 |         3.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                              |               15 |             23 |         1.53 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_1                                                                                                                                                              |                6 |             23 |         3.83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               14 |             23 |         1.64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                         |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                                                                |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                         |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |               14 |             24 |         1.71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[23]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[23]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/y_length[23]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                 |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_tpm_data0                                                                                                                                                         |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                  |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_transfer_length0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                 |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                             |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                             |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                               |               13 |             25 |         1.92 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/i_sync_src_transfer_length/i_sync_out/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                   |               12 |             25 |         2.08 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                 |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                             |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0                                                                                                                |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                9 |             26 |         2.89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                    |                9 |             26 |         2.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             26 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/dst_sw_resetn_reg_0[0]                                                                                                                                        |                6 |             26 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/m_axis_read_s                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/i_sync_src_transfer_length/i_sync_in/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                8 |             26 |         3.25 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |               14 |             26 |         1.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[26]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[26]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             27 |         2.45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[6]_1[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                7 |             27 |         3.86 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |                9 |             27 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/src_address                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg_0                                                                                                                                                              |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/E[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |                7 |             28 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/req_ready_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |               13 |             29 |         2.23 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_0_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               13 |             29 |         2.23 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_0_in2_in                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               11 |             29 |         2.64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               13 |             29 |         2.23 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |               10 |             29 |         2.90 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0                                                                                                              |                7 |             30 |         4.29 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             30 |         2.50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_raddr_sync/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_measured_length_cdc/zerodeep.i_waddr_sync/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             30 |         2.73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             30 |         3.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             30 |         2.73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                                       |                9 |             30 |         3.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/response_valid_reg_0[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_response_manager/SR[0]                                                                                                          |                8 |             30 |         3.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[6]_3[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |               11 |             31 |         2.82 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_8                                                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             31 |         1.63 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                              |               12 |             31 |         2.58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/E[0]                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                            |                7 |             31 |         4.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |               17 |             31 |         1.82 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rreq_d1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/E[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/zerodeep.axis_valid_d_reg[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                       |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0[0]                                                                                                             |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                            |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/E[0]                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                              |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                               |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/E[0]                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_spdif_tx_core/U0/config_reg[31]_i_1_n_0                                                                                                                                                                   |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/SR[0]                                                                                                                                                                 |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/status_err_statistics_cnt[31]_i_1_n_0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                            |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                               |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/status_err_statistics_cnt[31]_i_1__0_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                            |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                  |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                  |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/s_axi_awaddr[3][0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_spdif_tx_core/U0/config_reg[31]_i_1_n_0                                                                                                                                                                   |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/status_err_statistics_cnt[31]_i_1__1_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                            |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s[31]_i_1_n_0                                                                                                                                                                       |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                        |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/status_err_statistics_cnt[31]_i_2__2_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                            |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[6]_1[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                              |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                               |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                            |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                             |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/E[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                      |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/s_axi_aresetn_1[0]                                                                                                                                         |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                  |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[31]_i_1_n_0                                                                                                                           |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/buffer_release_n                                                                                                                                                                      |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                       |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[6]_2[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                  |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/SR[0]                                                                                                                                                                 |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/E[0]                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reset_s                                                                                                                                                           |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                         |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               13 |             33 |         2.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               14 |             33 |         2.36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                         |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_wvalid_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                6 |             33 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_ut                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                8 |             33 |         4.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_awvalid_i_1_n_0                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |                5 |             33 |         6.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                              |                8 |             35 |         4.38 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/device_cfg_transfer_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/device_cfg_transfer_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg_0                                                                                                                                                              |                8 |             35 |         4.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.gen_lane[0].i_lane/i_lane_pipeline_stage/Q[0]                                                                                                                              |               15 |             36 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.gen_lane[3].i_lane/i_lane_pipeline_stage/in_dly_reg[77]_0[0]                                                                                                               |               21 |             36 |         1.71 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.gen_lane[2].i_lane/i_lane_pipeline_stage/Q[0]                                                                                                                              |               19 |             36 |         1.89 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.gen_lane[1].i_lane/i_lane_pipeline_stage/Q[0]                                                                                                                              |               13 |             36 |         2.77 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                              |               20 |             36 |         1.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                           |               15 |             37 |         2.47 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/SR[0]                                                                                                                                    |               16 |             37 |         2.31 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/SR[0]                                                                                                                                    |               13 |             37 |         2.85 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/SR[0]                                                                                                                                    |               16 |             37 |         2.31 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/SR[0]                                                                                                                                    |               17 |             37 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             38 |         2.11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                               |               19 |             39 |         2.05 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             39 |         4.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |               18 |             40 |         2.22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                 |               25 |             40 |         1.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |               18 |             40 |         2.22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |               18 |             41 |         2.28 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                           |               14 |             41 |         2.93 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                             |               14 |             41 |         2.93 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |                7 |             41 |         5.86 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                   |               13 |             41 |         3.15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             42 |         2.47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                      |               17 |             42 |         2.47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               17 |             42 |         2.47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             42 |         3.82 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |               16 |             42 |         2.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             42 |         3.82 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                              |                9 |             43 |         4.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                             |               14 |             43 |         3.07 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |                9 |             43 |         4.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             43 |         2.69 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                             |               18 |             43 |         2.39 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |                9 |             43 |         4.78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                        |               25 |             43 |         1.72 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/state_reg_5                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/state_reg_5                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/state_reg_4                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/state_reg_3                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/state_reg_3                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/ilas_config_valid_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/state_reg_2                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                |               22 |             44 |         2.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/state_reg_5                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/state_reg_2                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/ilas_config_valid_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/state_reg_4                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/state_reg_5                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |               14 |             44 |         3.14 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/state_reg_2                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/ilas_config_valid_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/state_reg_3                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[2].i_lane/i_ilas_monitor/state_reg_4                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/not_full_reg_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |               14 |             44 |         3.14 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/state_reg_2                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/ilas_config_valid_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/state_reg_3                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_ilas_monitor/state_reg_4                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_0                                                                                                                |               13 |             45 |         3.46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                    |               28 |             45 |         1.61 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |               18 |             46 |         2.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |               12 |             46 |         3.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               15 |             46 |         3.07 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_up_axi/p_5_in                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |               10 |             46 |         4.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |               21 |             46 |         2.19 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_up_axi/p_5_in                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_offload/i_data_offload/inst/i_regmap/SR[0]                                                                                                                                                         |               13 |             46 |         3.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                             |               14 |             49 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             50 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |               28 |             50 |         1.79 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                  |               23 |             51 |         2.22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                7 |             52 |         7.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             52 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             52 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               24 |             53 |         2.21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |             53 |         2.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |             53 |         2.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               24 |             53 |         2.21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |             55 |         2.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_15                                        |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               42 |             56 |         1.33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               43 |             56 |         1.30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |             58 |         2.15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             60 |         2.73 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/tx_ready_reg_0[0]                                                                                                                                                |               21 |             60 |         2.86 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_6                                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |             60 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             63 |         3.94 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                              |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_14                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                          |               17 |             64 |         3.76 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]_0[0]                                                                                             |               28 |             64 |         2.29 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]_0[0]                                                                                             |               33 |             64 |         1.94 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               15 |             66 |         4.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               13 |             66 |         5.08 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               14 |             66 |         4.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                        |               32 |             67 |         2.09 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                       |                                                                                                                                                                                                                                         |               35 |             68 |         1.94 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               15 |             69 |         4.60 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/ilas_config_rd_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             70 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               14 |             70 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               16 |             70 |         4.38 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                    |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               25 |             71 |         2.84 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                         |                                                                                                                                                                                                                                         |               20 |             73 |         3.65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_4                                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |             74 |         3.22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_5                                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |             74 |         2.24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |             74 |         2.64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_3                                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |             76 |         2.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               15 |             78 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               15 |             78 |         5.20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |             78 |         3.39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_7                                                                                                                                                               |                                                                                                                                                                                                                                         |               35 |             79 |         2.26 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               18 |             80 |         4.44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                       |                                                                                                                                                                                                                                         |               32 |             83 |         2.59 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_11                            |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_19                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_16                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_18                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               46 |             99 |         2.15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_13                            |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_17                                        |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_9                             |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               38 |            112 |         2.95 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               48 |            112 |         2.33 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               35 |            115 |         3.29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                         |                                                                                                                                                                                                                                         |               40 |            119 |         2.97 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_tpl/adc_tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/s_axi_aresetn_0                                                                                                                       |               43 |            123 |         2.86 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/S00_AXI_rready[0]                                                                                                                   |                                                                                                                                                                                                                                         |               32 |            128 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               39 |            128 |         3.28 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_upack/inst/i_upack/fifo_rd_data0_n_0                                                                                                                                                               |               50 |            128 |         2.56 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/SR[0]                                                                                                                                               |               47 |            128 |         2.72 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/dac_sync_int_reg_0[0]                                                                                                                               |               43 |            128 |         2.98 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/s_ready_i_reg                                                                                                          |                                                                                                                                                                                                                                         |               32 |            128 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                      |                                                                                                                                                                                                                                         |               37 |            128 |         3.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |            129 |         6.79 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_dest_slice/dest_fifo_ready                                                                                                                                                                   |                                                                                                                                                                                                                                         |               30 |            129 |         4.30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_rd_transfer/i_request_arb/i_dest_dma_stream/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               42 |            129 |         3.07 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/mode_8b10b.i_tx_ctrl/ilas_data_reset                                                                                                                                                  |               51 |            130 |         2.55 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                           |               55 |            132 |         2.40 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                           |               46 |            132 |         2.87 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__1_n_0                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               44 |            133 |         3.02 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__0_n_0                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |               53 |            133 |         2.51 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               26 |            135 |         5.19 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               39 |            145 |         3.72 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/i_rd_fifo/fifo.i_address_gray/fifo.s_mem_write                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               55 |            182 |         3.31 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               63 |            183 |         2.90 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg_0                                                                                                                                                              |               62 |            203 |         3.27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                          |               60 |            204 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |              114 |            236 |         2.07 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                    |              105 |            287 |         2.73 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_tpl/dac_tpl_core/inst/i_regmap/i_up_dac_common/SS[0]                                                                                                                                               |              103 |            376 |         3.65 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_sync_bits_rx_prbs_out/up_rstn_0                                                                                                                                                 |              102 |            416 |         4.08 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |              156 |            475 |         3.04 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                         |              130 |            512 |         3.94 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_slice/dest_fifo_ready                                                                                                                                                                   |                                                                                                                                                                                                                                         |              135 |            515 |         3.81 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_offload/storage_unit/inst/genblk1[0].i_wr_transfer/i_request_arb/i_dest_slice/fwd_ready_s                                                                                                                                                                       |                                                                                                                                                                                                                                         |              177 |            515 |         2.91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |              159 |            576 |         3.62 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               86 |            688 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                              |              261 |            766 |         2.93 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               96 |            768 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/wr_addr0                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/wr_addr[0]_i_1_n_0                                                                                                                                                       |              501 |            954 |         1.90 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |              416 |           1344 |         3.23 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/i_rd_fifo/fifo.i_address_gray/p_2_in                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_offload/storage_unit/inst/i_rd_fifo/fifo.i_address_gray/rd_addr0                                                                                                                                   |              254 |           1950 |         7.68 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |             1316 |           4334 |         3.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |             2465 |           9487 |         3.85 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |             3361 |          13951 |         4.15 |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


