Design code:
module FullAdderSM(
    input a,b,cin,
    output sum,carry
    );
wire w1,w2,w3,w4;       
xor(w1,a,b);
xor(sum,w1,cin);        //Sum output
and(w2,a,b);
and(w3,b,cin);
and(w4,cin,a);
or(carry,w2,w3,w4);     //carry output
endmodule

Testbench code:
module fulladdertb;
reg a,b,cin;
wire sum,carry;
FullAdderSM uut(a,b,cin,sum,carry);
initial begin
a = 0; b = 0; cin = 0;
#10
a = 0; b = 0; cin = 1;
#10
a = 0; b = 1; cin = 0;
#10
a = 0; b = 1; cin = 1;
#10
a = 1; b = 0; cin = 0;
#10
a = 1; b = 0; cin = 1;
#10
a = 1; b = 1; cin = 0;
#10
a = 1; b = 1; cin = 1;
#10
$finish();
end    
endmodule
