Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec  7 09:10:08 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Physical_Game_Test_timing_summary_routed.rpt -rpx Physical_Game_Test_timing_summary_routed.rpx
| Design       : Physical_Game_Test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: Btn/control_out_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Game/TrapSystem/clk_out_flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.994        0.000                      0                  336        0.103        0.000                      0                  336        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.994        0.000                      0                  282        0.103        0.000                      0                  282        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.594        0.000                      0                   54        1.074        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/hundreds_tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/hundreds_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/hundreds_tmp_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/hundreds_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/hundreds_tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/hundreds_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/hundreds_tmp_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/hundreds_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/ones_tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/ones_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/ones_tmp_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/ones_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/tens_tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/tens_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/tens_tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/tens_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/tens_tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/tens_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/tens_tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/tens_tmp_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/tens_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/thousands_tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.172ns (27.240%)  route 3.130ns (72.760%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.995     9.389    Game/ConvertToBCD/SS[0]
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/thousands_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/thousands_tmp_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_R)       -0.631    14.383    Game/ConvertToBCD/thousands_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.172ns (29.166%)  route 2.846ns (70.834%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.711     9.105    Game/ConvertToBCD/SS[0]
    SLICE_X44Y43         FDSE                                         r  Game/ConvertToBCD/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y43         FDSE                                         r  Game/ConvertToBCD/count_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDSE (Setup_fdse_C_S)       -0.631    14.383    Game/ConvertToBCD/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 Game/ConvertToBCD/binary_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.172ns (29.166%)  route 2.846ns (70.834%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.565     5.086    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  Game/ConvertToBCD/binary_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Game/ConvertToBCD/binary_stored_reg[8]/Q
                         net (fo=2, routed)           1.242     6.846    Game/CountdownTimer/binary_stored_reg[11][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  Game/CountdownTimer/thousands_tmp1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.970    Game/ConvertToBCD/S[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.350 f  Game/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           0.894     8.244    Game/CountdownTimer/CO[0]
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.150     8.394 r  Game/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.711     9.105    Game/ConvertToBCD/SS[0]
    SLICE_X44Y43         FDSE                                         r  Game/ConvertToBCD/count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y43         FDSE                                         r  Game/ConvertToBCD/count_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDSE (Setup_fdse_C_S)       -0.631    14.383    Game/ConvertToBCD/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  Display/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.924    Display/count0_carry__1_n_7
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  Display/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.935    Display/count0_carry__1_n_5
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  Display/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.960    Display/count0_carry__1_n_6
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  Display/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.960    Display/count0_carry__1_n_4
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  Display/count_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Display/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Display/count0_carry__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  Display/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.963    Display/count0_carry__2_n_7
    SLICE_X45Y51         FDRE                                         r  Display/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  Display/count_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Display/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Display/count0_carry__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  Display/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.974    Display/count0_carry__2_n_5
    SLICE_X45Y51         FDRE                                         r  Display/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  Display/count_reg[15]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Game/ConvertToBCD/ones_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.085%)  route 0.110ns (43.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  Game/ConvertToBCD/ones_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Game/ConvertToBCD/ones_tmp_reg[2]/Q
                         net (fo=5, routed)           0.110     1.699    Game/ConvertToBCD/ones_tmp_reg_n_0_[2]
    SLICE_X46Y46         FDRE                                         r  Game/ConvertToBCD/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.834     1.961    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  Game/ConvertToBCD/ones_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.085     1.545    Game/ConvertToBCD/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Game/TrapSystem/clk_out_top_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_top_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.562%)  route 0.127ns (47.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  Game/TrapSystem/clk_out_top_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  Game/TrapSystem/clk_out_top_reg[24]/Q
                         net (fo=2, routed)           0.127     1.715    Game/TrapSystem/clk_out_top[24]
    SLICE_X41Y47         FDPE                                         r  Game/TrapSystem/clk_out_top_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.834     1.961    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  Game/TrapSystem/clk_out_top_reg[23]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X41Y47         FDPE (Hold_fdpe_C_D)         0.076     1.559    Game/TrapSystem/clk_out_top_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Game/ConvertToBCD/thousands_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/ConvertToBCD/thousands_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  Game/ConvertToBCD/thousands_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  Game/ConvertToBCD/thousands_tmp_reg[0]/Q
                         net (fo=4, routed)           0.080     1.655    Game/ConvertToBCD/thousands_tmp[0]
    SLICE_X45Y46         FDRE                                         r  Game/ConvertToBCD/thousands_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.834     1.961    Game/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  Game/ConvertToBCD/thousands_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.025     1.485    Game/ConvertToBCD/thousands_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Display/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.565     1.448    Display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  Display/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Display/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    Display/count[8]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    Display/count0_carry__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Display/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Display/count0_carry__1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  Display/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.999    Display/count0_carry__2_n_6
    SLICE_X45Y51         FDRE                                         r  Display/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.833     1.960    Display/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  Display/count_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    Display/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   Btn/control_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   Btn/count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   Btn/count_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Btn/count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Btn/count_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Btn/count_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Btn/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   Display/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y50   Display/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   Btn/control_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   Btn/count_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Btn/count_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Btn/count_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Btn/count_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Btn/count_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Btn/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   Game/ConvertToBCD/binary_stored_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   Game/ConvertToBCD/binary_stored_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   Game/ConvertToBCD/binary_stored_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Display/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   Display/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   Display/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   Display/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   Display/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Display/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Display/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Display/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Display/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   Game/TrapSystem/clk_out_count_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[10]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[13]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[14]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[15]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[16]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[17]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[19]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.552ns (18.855%)  route 2.376ns (81.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.777     8.015    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y47         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.448    14.789    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[20]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    Game/TrapSystem/clk_out_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_top_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.552ns (18.861%)  route 2.375ns (81.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.776     8.014    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y46         FDCE                                         f  Game/TrapSystem/clk_out_top_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.447    14.788    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  Game/TrapSystem/clk_out_top_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    Game/TrapSystem/clk_out_top_reg[5]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_top_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.552ns (18.861%)  route 2.375ns (81.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.566     5.087    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.599     6.142    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.238 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          1.776     8.014    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X40Y46         FDCE                                         f  Game/TrapSystem/clk_out_top_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.447    14.788    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  Game/TrapSystem/clk_out_top_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    Game/TrapSystem/clk_out_top_reg[6]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  6.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y45         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y45         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[11]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y45         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[12]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y44         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y44         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y44         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y44         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[4]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y45         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[5]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y45         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[6]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 Btn/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game/TrapSystem/clk_out_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.167ns (16.340%)  route 0.855ns (83.660%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.447    Btn/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Btn/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Btn/control_out_reg/Q
                         net (fo=3, routed)           0.231     1.819    debounced_reset
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.845 f  debounced_reset_BUFG_inst/O
                         net (fo=82, routed)          0.624     2.469    Game/TrapSystem/debounced_reset_BUFG
    SLICE_X38Y45         FDCE                                         f  Game/TrapSystem/clk_out_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.832     1.959    Game/TrapSystem/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  Game/TrapSystem/clk_out_count_reg[7]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    Game/TrapSystem/clk_out_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.074    





