Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Mon Nov 21 15:04:51 2022
| Host             : DESKTOP-P1OF6GJ running 64-bit major release  (build 9200)
| Command          : report_power -file core_min_sosp_power_routed.rpt -pb core_min_sosp_power_summary_routed.pb -rpx core_min_sosp_power_routed.rpx
| Design           : core_min_sosp
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.097 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 28.611                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     8.214 |     4683 |       --- |             --- |
|   LUT as Logic           |     7.593 |     2628 |     20800 |           12.63 |
|   CARRY4                 |     0.381 |      202 |      8150 |            2.48 |
|   Register               |     0.165 |     1367 |     41600 |            3.29 |
|   LUT as Distributed RAM |     0.054 |       76 |      9600 |            0.79 |
|   BUFG                   |     0.020 |        7 |        32 |           21.88 |
|   Others                 |     0.000 |       30 |       --- |             --- |
| Signals                  |     8.730 |     4222 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |        90 |            4.44 |
| I/O                      |    11.667 |       31 |       210 |           14.76 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    29.097 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    17.292 |      16.952 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.481 |       0.427 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.301 |       3.300 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| core_min_sosp                |    28.611 |
|   core0                      |    16.625 |
|     cp0_reg0                 |     0.424 |
|     ctrl0                    |     0.130 |
|       flush_reg              |     0.011 |
|     div0                     |     1.406 |
|     ex0                      |     0.154 |
|     ex_mem0                  |     3.279 |
|     id0                      |     0.133 |
|     id_ex0                   |     6.685 |
|     if_id0                   |     3.536 |
|     mem_wb0                  |     0.323 |
|     pc_reg0                  |     0.475 |
|     regfile1                 |     0.078 |
|       regs_reg_r1_0_31_0_5   |     0.009 |
|       regs_reg_r1_0_31_12_17 |     0.008 |
|       regs_reg_r1_0_31_18_23 |     0.010 |
|       regs_reg_r1_0_31_24_29 |     0.007 |
|       regs_reg_r1_0_31_6_11  |     0.004 |
|       regs_reg_r2_0_31_0_5   |     0.009 |
|       regs_reg_r2_0_31_12_17 |     0.007 |
|       regs_reg_r2_0_31_18_23 |     0.011 |
|       regs_reg_r2_0_31_24_29 |     0.007 |
|       regs_reg_r2_0_31_6_11  |     0.005 |
+------------------------------+-----------+


