--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    2.524(R)|   -0.761(R)|clk_BUFGP         |   0.000|
ram1Data<0> |    2.949(R)|   -1.102(R)|clk_BUFGP         |   0.000|
ram1Data<1> |    3.281(R)|   -1.366(R)|clk_BUFGP         |   0.000|
ram1Data<2> |    1.050(R)|    0.417(R)|clk_BUFGP         |   0.000|
ram1Data<3> |    1.786(R)|   -0.173(R)|clk_BUFGP         |   0.000|
ram1Data<4> |    1.568(R)|    0.001(R)|clk_BUFGP         |   0.000|
ram1Data<5> |    1.635(R)|   -0.053(R)|clk_BUFGP         |   0.000|
ram1Data<6> |    1.335(R)|    0.190(R)|clk_BUFGP         |   0.000|
ram1Data<7> |    1.087(R)|    0.388(R)|clk_BUFGP         |   0.000|
ram2Data<0> |    1.986(R)|    0.241(R)|clk_BUFGP         |   0.000|
ram2Data<1> |    2.173(R)|    0.045(R)|clk_BUFGP         |   0.000|
ram2Data<2> |    0.966(R)|    0.589(R)|clk_BUFGP         |   0.000|
ram2Data<3> |    0.802(R)|    0.934(R)|clk_BUFGP         |   0.000|
ram2Data<4> |    1.244(R)|    0.405(R)|clk_BUFGP         |   0.000|
ram2Data<5> |    1.399(R)|    0.686(R)|clk_BUFGP         |   0.000|
ram2Data<6> |    1.329(R)|    1.098(R)|clk_BUFGP         |   0.000|
ram2Data<7> |    0.705(R)|    1.230(R)|clk_BUFGP         |   0.000|
ram2Data<8> |    0.953(R)|    0.507(R)|clk_BUFGP         |   0.000|
ram2Data<9> |    1.010(R)|    0.529(R)|clk_BUFGP         |   0.000|
ram2Data<10>|    1.180(R)|    0.722(R)|clk_BUFGP         |   0.000|
ram2Data<11>|    1.433(R)|    0.312(R)|clk_BUFGP         |   0.000|
ram2Data<12>|    2.083(R)|    0.428(R)|clk_BUFGP         |   0.000|
ram2Data<13>|    0.827(R)|    0.972(R)|clk_BUFGP         |   0.000|
ram2Data<14>|    0.743(R)|    1.059(R)|clk_BUFGP         |   0.000|
ram2Data<15>|    0.707(R)|    0.836(R)|clk_BUFGP         |   0.000|
rst         |   10.639(R)|   -0.641(R)|clk_BUFGP         |   0.000|
tbre        |    3.077(R)|   -1.204(R)|clk_BUFGP         |   0.000|
tsre        |    2.838(R)|   -1.013(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Data<0> |    7.825(R)|clk_BUFGP         |   0.000|
ram1Data<1> |    7.555(R)|clk_BUFGP         |   0.000|
ram1Data<2> |    8.163(R)|clk_BUFGP         |   0.000|
ram1Data<3> |    8.699(R)|clk_BUFGP         |   0.000|
ram1Data<4> |    7.826(R)|clk_BUFGP         |   0.000|
ram1Data<5> |    7.875(R)|clk_BUFGP         |   0.000|
ram1Data<6> |    8.338(R)|clk_BUFGP         |   0.000|
ram1Data<7> |    8.707(R)|clk_BUFGP         |   0.000|
ram2Addr<0> |    8.874(R)|clk_BUFGP         |   0.000|
ram2Addr<1> |    8.465(R)|clk_BUFGP         |   0.000|
ram2Addr<2> |    8.613(R)|clk_BUFGP         |   0.000|
ram2Addr<3> |    8.775(R)|clk_BUFGP         |   0.000|
ram2Addr<4> |    9.235(R)|clk_BUFGP         |   0.000|
ram2Addr<5> |    9.161(R)|clk_BUFGP         |   0.000|
ram2Addr<6> |    8.966(R)|clk_BUFGP         |   0.000|
ram2Addr<7> |    9.518(R)|clk_BUFGP         |   0.000|
ram2Addr<8> |    8.506(R)|clk_BUFGP         |   0.000|
ram2Addr<9> |    9.048(R)|clk_BUFGP         |   0.000|
ram2Addr<10>|    9.262(R)|clk_BUFGP         |   0.000|
ram2Addr<11>|    8.602(R)|clk_BUFGP         |   0.000|
ram2Addr<12>|    8.885(R)|clk_BUFGP         |   0.000|
ram2Addr<13>|    9.242(R)|clk_BUFGP         |   0.000|
ram2Addr<14>|    8.920(R)|clk_BUFGP         |   0.000|
ram2Addr<15>|    8.578(R)|clk_BUFGP         |   0.000|
ram2Data<0> |    9.074(R)|clk_BUFGP         |   0.000|
ram2Data<1> |    9.344(R)|clk_BUFGP         |   0.000|
ram2Data<2> |    9.862(R)|clk_BUFGP         |   0.000|
ram2Data<3> |    7.653(R)|clk_BUFGP         |   0.000|
ram2Data<4> |    8.642(R)|clk_BUFGP         |   0.000|
ram2Data<5> |    8.605(R)|clk_BUFGP         |   0.000|
ram2Data<6> |    7.865(R)|clk_BUFGP         |   0.000|
ram2Data<7> |    8.181(R)|clk_BUFGP         |   0.000|
ram2Data<8> |    7.938(R)|clk_BUFGP         |   0.000|
ram2Data<9> |    8.189(R)|clk_BUFGP         |   0.000|
ram2Data<10>|    7.952(R)|clk_BUFGP         |   0.000|
ram2Data<11>|    8.286(R)|clk_BUFGP         |   0.000|
ram2Data<12>|    8.854(R)|clk_BUFGP         |   0.000|
ram2Data<13>|    8.163(R)|clk_BUFGP         |   0.000|
ram2Data<14>|    7.937(R)|clk_BUFGP         |   0.000|
ram2Data<15>|    8.288(R)|clk_BUFGP         |   0.000|
ram2Oe      |    8.404(R)|clk_BUFGP         |   0.000|
ram2We      |    8.340(R)|clk_BUFGP         |   0.000|
rdn         |    8.437(R)|clk_BUFGP         |   0.000|
wrn         |    8.132(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.552|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 30 23:51:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



