Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Sep 28 17:22:51 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : PM12
| Device       : 7k160t-ffg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 180 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.020        0.000                      0                50425        0.042        0.000                      0                49679        0.317        0.000                       0                 20838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
HSPI                                              {0.000 25.000}       50.000          20.000          
MCLK1                                             {0.000 12.500}       25.000          40.000          
  CLK300_1                                        {-0.208 1.458}       3.333           300.000         
  CLK320                                          {0.000 1.563}        3.125           320.000         
  CLK600_1                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_1                                     {0.208 1.042}        1.667           600.000         
  TX_CLK                                          {0.000 12.500}       25.000          40.000          
  clkfbout1                                       {0.000 12.500}       25.000          40.000          
  clkfbout_PLL320                                 {0.000 12.500}       25.000          40.000          
MCLK2                                             {0.000 12.500}       25.000          40.000          
  CLK300_2                                        {-0.208 1.458}       3.333           300.000         
  CLK600_2                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_2                                     {0.208 1.042}        1.667           600.000         
  clkfbout2                                       {0.000 12.500}       25.000          40.000          
MCLK3                                             {0.000 12.500}       25.000          40.000          
  CLK300_3                                        {-0.208 1.458}       3.333           300.000         
  CLK600_3                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_3                                     {0.208 1.042}        1.667           600.000         
  clkfbout3                                       {0.000 12.500}       25.000          40.000          
MGTCLK                                            {0.000 2.500}        5.000           200.000         
RxWordCLK                                         {0.000 4.167}        8.333           120.005         
  RXDataCLK                                       {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm  {0.000 4.167}        8.333           120.005         
SPI                                               {0.000 50.000}       100.000         10.000          
TDCCLK1                                           {0.000 1.666}        3.333           300.030         
TDCCLK2                                           {0.000 1.666}        3.333           300.030         
TDCCLK3                                           {0.000 1.666}        3.333           300.030         
TxWordCLK                                         {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HSPI                                                    4.914        0.000                      0                  192        0.089        0.000                      0                  192       24.600        0.000                       0                   106  
MCLK1                                                  23.599        0.000                      0                   10        0.200        0.000                      0                   10        7.500        0.000                       0                    11  
  CLK300_1                                              0.393        0.000                      0                  562        0.108        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK320                                                0.020        0.000                      0                39023        0.042        0.000                      0                39023        0.888        0.000                       0                 15260  
  CLK600_1                                              0.213        0.000                      0                   45        0.141        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_1                                                                                                                                                                                       0.317        0.000                       0                     2  
  TX_CLK                                               18.132        0.000                      0                 6450        0.085        0.000                      0                 6450       12.100        0.000                       0                  3314  
  clkfbout1                                                                                                                                                                                        23.651        0.000                       0                     3  
  clkfbout_PLL320                                                                                                                                                                                  23.651        0.000                       0                     3  
MCLK2                                                                                                                                                                                               7.500        0.000                       0                     1  
  CLK300_2                                              0.358        0.000                      0                  562        0.108        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK600_2                                              0.193        0.000                      0                   45        0.094        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_2                                                                                                                                                                                       0.317        0.000                       0                     2  
  clkfbout2                                                                                                                                                                                        23.651        0.000                       0                     3  
MCLK3                                                                                                                                                                                               7.500        0.000                       0                     1  
  CLK300_3                                              0.330        0.000                      0                  562        0.099        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK600_3                                              0.165        0.000                      0                   45        0.124        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_3                                                                                                                                                                                       0.317        0.000                       0                     2  
  clkfbout3                                                                                                                                                                                        23.651        0.000                       0                     3  
MGTCLK                                                  4.049        0.000                      0                    7        0.172        0.000                      0                    7        1.950        0.000                       0                    12  
RxWordCLK                                               2.614        0.000                      0                  760        0.108        0.000                      0                  760        2.167        0.000                       0                   453  
  RXDataCLK                                            11.831        0.000                      0                  112        0.084        0.000                      0                  112       12.099        0.000                       0                   194  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                    6.984        0.000                       0                     3  
SPI                                                    24.219        0.000                      0                  186        0.136        0.000                      0                  186       49.600        0.000                       0                    99  
TDCCLK1                                                 0.358        0.000                      0                  165        0.142        0.000                      0                   85        1.266        0.000                       0                   111  
TDCCLK2                                                 0.477        0.000                      0                  165        0.137        0.000                      0                   85        1.266        0.000                       0                   111  
TDCCLK3                                                 0.632        0.000                      0                  165        0.104        0.000                      0                   85        1.266        0.000                       0                   111  
TxWordCLK                                               6.033        0.000                      0                  130        0.095        0.000                      0                  130        3.766        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK600_1          CLK300_1                0.165        0.000                      0                   55        0.134        0.000                      0                   55  
TDCCLK1           CLK300_1                0.713        0.000                      0                    4                                                                        
input port clock  CLK320                  0.331        0.000                      0                  168                                                                        
MCLK1             CLK320                  2.179        0.000                      0                    1        0.145        0.000                      0                    1  
CLK300_1          CLK320                  0.161        0.000                      0                   37                                                                        
TX_CLK            CLK320                  0.272        0.000                      0                  248        0.088        0.000                      0                  213  
CLK300_2          CLK320                  0.217        0.000                      0                   37                                                                        
CLK300_3          CLK320                  0.478        0.000                      0                   37                                                                        
RXDataCLK         CLK320                  1.433        0.000                      0                   82                                                                        
TDCCLK1           CLK320                  0.209        0.000                      0                   68                                                                        
TDCCLK2           CLK320                  0.324        0.000                      0                   68                                                                        
TDCCLK3           CLK320                  0.262        0.000                      0                   68                                                                        
input port clock  CLK600_1                1.116        0.000                      0                    4                                                                        
MCLK1             CLK600_1                1.143        0.000                      0                    1                                                                        
CLK300_1          CLK600_1                0.351        0.000                      0                    5        0.421        0.000                      0                    5  
CLK320            TX_CLK                  0.376        0.000                      0                  251        0.087        0.000                      0                  217  
CLK600_2          CLK300_2                0.192        0.000                      0                   55        0.127        0.000                      0                   55  
TDCCLK2           CLK300_2                1.117        0.000                      0                    4                                                                        
input port clock  CLK600_2                1.153        0.000                      0                    4                                                                        
MCLK2             CLK600_2                1.166        0.000                      0                    1                                                                        
CLK300_2          CLK600_2                0.353        0.000                      0                    5        0.418        0.000                      0                    5  
CLK600_3          CLK300_3                0.182        0.000                      0                   55        0.095        0.000                      0                   55  
TDCCLK3           CLK300_3                1.138        0.000                      0                    4                                                                        
input port clock  CLK600_3                1.126        0.000                      0                    4                                                                        
MCLK3             CLK600_3                1.134        0.000                      0                    1                                                                        
CLK300_3          CLK600_3                0.363        0.000                      0                    5        0.418        0.000                      0                    5  
RXDataCLK         RxWordCLK               2.115        0.000                      0                    1        0.384        0.000                      0                    1  
RxWordCLK         RXDataCLK               4.891        0.000                      0                  167        0.115        0.000                      0                  167  
CLK300_1          TDCCLK1                 2.023        0.000                      0                   24                                                                        
CLK300_2          TDCCLK2                 1.796        0.000                      0                   24                                                                        
CLK300_3          TDCCLK3                 2.003        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  HSPI               HSPI                    14.216        0.000                      0                   13       29.185        0.000                      0                   13  
**async_default**  RxWordCLK          RXDataCLK                2.379        0.000                      0                   13        4.454        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.826        0.000                      0                   73        0.389        0.000                      0                   73  
**async_default**  SPI                SPI                     39.190        0.000                      0                    9       54.022        0.000                      0                    9  
**async_default**  TX_CLK             TX_CLK                  22.739        0.000                      0                  137        0.356        0.000                      0                  137  
**async_default**  TxWordCLK          TxWordCLK                6.115        0.000                      0                    2        1.217        0.000                      0                    2  
**default**        CLK300_1                                    7.694        0.000                      0                    1                                                                        
**default**        CLK300_2                                    7.859        0.000                      0                    1                                                                        
**default**        CLK300_3                                    7.070        0.000                      0                    1                                                                        
**default**        CLK320                                      0.214        0.000                      0                    8                                                                        
**default**        TX_CLK                                      7.042        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HSPI
  To Clock:  HSPI

Setup :            0  Failing Endpoints,  Worst Slack        4.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 HSPI_DATA_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            HMISO
                            (output port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             HSPI
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (HSPI rise@50.000ns - HSPI fall@25.000ns)
  Data Path Delay:        5.961ns  (logic 3.438ns (57.676%)  route 2.523ns (42.324%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 29.090 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         1.420    26.420 f  iHSCK/O
                         net (fo=1, routed)           1.476    27.896    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.976 f  HSCKI_BUFG_inst/O
                         net (fo=105, routed)         1.114    29.090    HSCKI_BUFG
    SLICE_X66Y104        FDRE                                         r  HSPI_DATA_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.258    29.348 r  HSPI_DATA_reg[15]/Q
                         net (fo=1, routed)           2.523    31.871    HSPI_DATA_reg_n_0_[15]
    F24                  OBUFT (Prop_obuft_I_O)       3.180    35.051 r  iHMISO/O
                         net (fo=0)                   0.000    35.051    HMISO
    F24                                                               r  HMISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock HSPI rise edge)      50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay               -10.000    39.965    
  -------------------------------------------------------------------
                         required time                         39.965    
                         arrival time                         -35.051    
  -------------------------------------------------------------------
                         slack                                  4.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HSPI_DATA_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            HSPI_DATA_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             HSPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HSPI fall@25.000ns - HSPI fall@25.000ns)
  Data Path Delay:        0.193ns  (logic 0.135ns (70.084%)  route 0.058ns (29.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 27.185 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 26.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.444    25.444 f  iHSCK/O
                         net (fo=1, routed)           0.704    26.148    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.174 f  HSCKI_BUFG_inst/O
                         net (fo=105, routed)         0.547    26.721    HSCKI_BUFG
    SLICE_X67Y103        FDRE                                         r  HSPI_DATA_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.107    26.828 r  HSPI_DATA_reg[12]/Q
                         net (fo=3, routed)           0.058    26.885    h0/HSPI_DATA_reg[15]_0[13]
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.028    26.913 r  h0/HSPI_DATA[13]_i_1/O
                         net (fo=1, routed)           0.000    26.913    h0_n_2
    SLICE_X66Y103        FDRE                                         r  HSPI_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.640    25.640 f  iHSCK/O
                         net (fo=1, routed)           0.769    26.409    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    26.439 f  HSCKI_BUFG_inst/O
                         net (fo=105, routed)         0.746    27.185    HSCKI_BUFG
    SLICE_X66Y103        FDRE                                         r  HSPI_DATA_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.453    26.732    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.093    26.825    HSPI_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                        -26.825    
                         arrival time                          26.913    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HSPI
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HSCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         50.000      48.651     BUFGCTRL_X0Y0  HSCKI_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X69Y102  hspi_wr_data_l_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X68Y113  hspi_32l_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  MCLK1

Setup :            0  Failing Endpoints,  Worst Slack       23.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.599ns  (required time - arrival time)
  Source:                 all_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rstcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MCLK1 rise@25.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.259ns (22.554%)  route 0.889ns (77.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 26.947 - 25.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.633     2.204    MCLK40
    SLICE_X75Y100        FDRE                                         r  all_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.216     2.420 r  all_locked_reg/Q
                         net (fo=2, routed)           0.606     3.027    all_locked
    SLICE_X76Y100        LUT5 (Prop_lut5_I0_O)        0.043     3.070 r  rstcount[3]_i_1/O
                         net (fo=4, routed)           0.283     3.353    rstcount
    SLICE_X77Y100        FDCE                                         r  rstcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCLK1 rise edge)     25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.574    26.947    MCLK40
    SLICE_X77Y100        FDCE                                         r  rstcount_reg[0]/C
                         clock pessimism              0.234    27.181    
                         clock uncertainty           -0.035    27.146    
    SLICE_X77Y100        FDCE (Setup_fdce_C_CE)      -0.194    26.952    rstcount_reg[0]
  -------------------------------------------------------------------
                         required time                         26.952    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                 23.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40T_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK1 rise@0.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.847%)  route 0.141ns (49.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.342     1.054    MCLK40
    SLICE_X70Y100        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.118     1.172 f  MCLK40T_reg/Q
                         net (fo=2, routed)           0.141     1.313    MCLK40T
    SLICE_X70Y100        LUT1 (Prop_lut1_I0_O)        0.028     1.341 r  MCLK40T_i_1/O
                         net (fo=1, routed)           0.000     1.341    MCLK40T_i_1_n_0
    SLICE_X70Y100        FDRE                                         r  MCLK40T_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.382     1.212    MCLK40
    SLICE_X70Y100        FDRE                                         r  MCLK40T_reg/C
                         clock pessimism             -0.158     1.054    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.087     1.141    MCLK40T_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK1_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I             n/a            1.666         25.000      23.334     BUFR_X1Y11       MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2   PLL4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 af1/ms_cou_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            af1/ms_cou_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_1 rise@6.458ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        2.466ns  (logic 0.531ns (21.533%)  route 1.935ns (78.467%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 5.081 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.935ns = ( 1.190 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     4.006 r  iMCLK1/O
                         net (fo=1, routed)           0.000     4.006    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.095 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     4.841    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.366    -0.525 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.497    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.095     0.592 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.598     1.190    af1/CLK300
    SLICE_X80Y105        FDRE                                         r  af1/ms_cou_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.216     1.406 f  af1/ms_cou_reg[14]/Q
                         net (fo=2, routed)           0.338     1.744    af1/ms_cou_reg[14]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.043     1.787 f  af1/tstr_i_5__1/O
                         net (fo=1, routed)           0.245     2.033    af1/tstr_i_5__1_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.043     2.076 f  af1/tstr_i_3__1/O
                         net (fo=1, routed)           0.290     2.366    af1/tstr_i_3__1_n_0
    SLICE_X81Y103        LUT5 (Prop_lut5_I0_O)        0.043     2.409 f  af1/tstr_i_2__1/O
                         net (fo=2, routed)           0.219     2.628    af1/tstr_i_2__1_n_0
    SLICE_X81Y103        LUT3 (Prop_lut3_I2_O)        0.051     2.679 r  af1/FSM_onehot_state[7]_i_4__1/O
                         net (fo=5, routed)           0.420     3.099    af1/FSM_onehot_state[7]_i_4__1_n_0
    SLICE_X77Y103        LUT3 (Prop_lut3_I2_O)        0.135     3.234 r  af1/ms_cou[0]_i_1__1/O
                         net (fo=23, routed)          0.422     3.656    af1/ms_cou[0]_i_1__1_n_0
    SLICE_X80Y103        FDRE                                         r  af1/ms_cou_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      6.458     6.458 r  
    AA3                                               0.000     6.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     7.230 r  iMCLK1/O
                         net (fo=1, routed)           0.000     7.230    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.307 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     8.003    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.469     3.534 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.463    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.064     4.527 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.554     5.081    af1/CLK300
    SLICE_X80Y103        FDRE                                         r  af1/ms_cou_reg[4]/C
                         clock pessimism             -0.581     4.501    
                         clock uncertainty           -0.070     4.431    
    SLICE_X80Y103        FDRE (Setup_fdre_C_R)       -0.381     4.050    af1/ms_cou_reg[4]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TDC1_CHA/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHA/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_1 rise@3.125ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 2.563 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 2.584 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     3.531 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.531    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.581 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     3.986    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.111     1.875 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.233    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.023     2.256 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.328     2.584    TDC1_CHA/CLK
    SLICE_X99Y106        FDRE                                         r  TDC1_CHA/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDRE (Prop_fdre_C_Q)         0.100     2.684 r  TDC1_CHA/rs300_0_reg/Q
                         net (fo=1, routed)           0.055     2.739    TDC1_CHA/rs300_0
    SLICE_X99Y106        FDRE                                         r  TDC1_CHA/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.480     2.563    TDC1_CHA/CLK
    SLICE_X99Y106        FDRE                                         r  TDC1_CHA/rs300_1_reg/C
                         clock pessimism              0.021     2.584    
    SLICE_X99Y106        FDRE (Hold_fdre_C_D)         0.047     2.631    TDC1_CHA/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_1
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK320
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 CHANNEL2C/CH1_Z_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            CHANNEL2C/Z_reg[1]_replica/D
                            (rising edge-triggered cell FDSE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - CLK320 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.863ns (30.897%)  route 1.930ns (69.103%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 5.024 - 3.125 ) 
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       1.415     2.291    CHANNEL2C/CLK320
    SLICE_X52Y44         FDRE                                         r  CHANNEL2C/CH1_Z_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.216     2.507 r  CHANNEL2C/CH1_Z_reg[10]/Q
                         net (fo=7, routed)           0.409     2.916    CHANNEL2C/CH1_Z_reg_n_0_[10]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043     2.959 r  CHANNEL2C/Ampl_corr_i_57__4/O
                         net (fo=1, routed)           0.000     2.959    CHANNEL2C/Ampl_corr_i_57__4_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.197 r  CHANNEL2C/Ampl_corr_i_33__4/CO[3]
                         net (fo=1, routed)           0.000     3.197    CHANNEL2C/Ampl_corr_i_33__4_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.247 r  CHANNEL2C/Ampl_corr_i_31__4/CO[3]
                         net (fo=1, routed)           0.000     3.247    CHANNEL2C/Ampl_corr_i_31__4_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     3.399 r  CHANNEL2C/Ampl_corr_i_28__4/O[1]
                         net (fo=3, routed)           0.566     3.965    CHANNEL2C/Ampl_corr_i_28__4_n_6
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.121     4.086 r  CHANNEL2C/Z[7]_i_2__4/O
                         net (fo=8, routed)           0.484     4.570    CHANNEL2C/Z[7]_i_2__4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.043     4.613 r  CHANNEL2C/Z[1]_i_1__4/O
                         net (fo=2, routed)           0.471     5.084    CHANNEL2C/p_4_out[1]
    SLICE_X37Y50         FDSE                                         r  CHANNEL2C/Z_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       1.157     5.024    CHANNEL2C/CLK320
    SLICE_X37Y50         FDSE                                         r  CHANNEL2C/Z_reg[1]_replica/C
                         clock pessimism              0.152     5.176    
                         clock uncertainty           -0.050     5.127    
    SLICE_X37Y50         FDSE (Setup_fdse_C_D)       -0.022     5.105    CHANNEL2C/Z_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          5.105    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  0.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - CLK320 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.304%)  route 0.129ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       0.624     0.997    CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X81Y63         FDRE                                         r  CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDRE (Prop_fdre_C_Q)         0.091     1.088 r  CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=50, routed)          0.129     1.217    CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD4
    SLICE_X78Y63         RAMD32                                       r  CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       0.841     1.164    CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X78Y63         RAMD32                                       r  CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.138     1.026    
    SLICE_X78Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.175    CHANNEL1A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { PLL4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         3.125       1.232      RAMB36_X3Y1     h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       3.125       156.875    PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         1.562       0.888      SLICE_X82Y68    CHANNEL1D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         1.562       0.888      SLICE_X82Y68    CHANNEL1D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 TDC1_CHC/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHC/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_1 rise@1.458ns - CLK600_1 fall@0.625ns)
  Data Path Delay:        0.511ns  (logic 0.258ns (50.528%)  route 0.253ns (49.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 0.135 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.880ns = ( -1.255 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 fall edge)
                                                      0.625     0.625 f  
    AA3                                               0.000     0.625 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     1.506 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.506    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.595 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     2.341    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.366    -3.025 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -2.003    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.095    -1.908 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.653    -1.255    TDC1_CHC/PINCAPT/CLK600
    SLICE_X108Y109       FDRE                                         r  TDC1_CHC/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.258    -0.997 r  TDC1_CHC/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.253    -0.744    TDC1_CHC/PINCAPT/ena1__0
    SLICE_X107Y109       FDRE                                         r  TDC1_CHC/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     2.230 r  iMCLK1/O
                         net (fo=1, routed)           0.000     2.230    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.307 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     3.003    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.469    -1.466 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.537    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.064    -0.473 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.608     0.135    TDC1_CHC/PINCAPT/CLK600
    SLICE_X107Y109       FDRE                                         r  TDC1_CHC/PINCAPT/ena_reg/C
                         clock pessimism             -0.580    -0.444    
                         clock uncertainty           -0.064    -0.509    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)       -0.022    -0.531    TDC1_CHC/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 PINCAPT_M40_1/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            PINCAPT_M40_1/ptime_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_1 rise@1.458ns - CLK600_1 rise@1.458ns)
  Data Path Delay:        0.228ns  (logic 0.171ns (75.006%)  route 0.057ns (24.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 0.912 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.935 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     1.864 r  iMCLK1/O
                         net (fo=1, routed)           0.000     1.864    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.914 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     2.319    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     0.208 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.566    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     0.589 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.346     0.935    PINCAPT_M40_1/CLK600
    SLICE_X108Y125       FDRE                                         r  PINCAPT_M40_1/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.107     1.042 r  PINCAPT_M40_1/ena_reg/Q
                         net (fo=3, routed)           0.057     1.099    PINCAPT_M40_1/ena
    SLICE_X108Y125       LUT5 (Prop_lut5_I1_O)        0.064     1.163 r  PINCAPT_M40_1/ptime[2]_i_1/O
                         net (fo=1, routed)           0.000     1.163    PINCAPT_M40_1/ptime[2]_i_1_n_0
    SLICE_X108Y125       FDRE                                         r  PINCAPT_M40_1/ptime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     1.946 r  iMCLK1/O
                         net (fo=1, routed)           0.000     1.946    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     2.004 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     2.446    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -0.040 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.372    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.045     0.417 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.495     0.912    PINCAPT_M40_1/CLK600
    SLICE_X108Y125       FDRE                                         r  PINCAPT_M40_1/ptime_reg[2]/C
                         clock pessimism              0.024     0.935    
    SLICE_X108Y125       FDRE (Hold_fdre_C_D)         0.087     1.022    PINCAPT_M40_1/ptime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_1
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y24     PLL1/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X108Y125   PINCAPT_M40_1/ena_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X108Y125   PINCAPT_M40_1/ena_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_1
  To Clock:  CLK600_90_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_1
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y25     PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  TX_CLK
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.132ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_CLK rise@25.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 0.431ns (6.346%)  route 6.360ns (93.654%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 26.785 - 25.000 ) 
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        1.159     2.035    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X84Y112        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_fdre_C_Q)         0.216     2.251 f  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=145, routed)         2.742     4.993    FitGbtPrg/TX_Data_Gen_comp/FSM_Clocks_I[Reset_dclk]
    SLICE_X71Y134        LUT3 (Prop_lut3_I0_O)        0.043     5.036 f  FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1/O
                         net (fo=82, routed)          0.680     5.716    FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1_n_0
    SLICE_X71Y135        LUT6 (Prop_lut6_I0_O)        0.043     5.759 r  FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2/O
                         net (fo=80, routed)          1.546     7.306    FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I1_O)        0.043     7.349 r  FitGbtPrg/TX_Data_Gen_comp/TX_Data_O[10]_INST_0/O
                         net (fo=1, routed)           0.663     8.012    FitGbtPrg/TX_Data_from_txgen[10]
    SLICE_X84Y122        LUT4 (Prop_lut4_I0_O)        0.043     8.055 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn_i_70/O
                         net (fo=1, routed)           0.729     8.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/TXData[10]
    SLICE_X84Y131        LUT3 (Prop_lut3_I1_O)        0.043     8.827 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister[10]_i_1__3/O
                         net (fo=1, routed)           0.000     8.827    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/p_41_out[10]
    SLICE_X84Y131        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        1.043    26.785    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/TXDataClk
    SLICE_X84Y131        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
                         clock pessimism              0.201    26.986    
                         clock uncertainty           -0.059    26.927    
    SLICE_X84Y131        FDCE (Setup_fdce_C_D)        0.032    26.959    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]
  -------------------------------------------------------------------
                         required time                         26.959    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 18.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.253ns (73.237%)  route 0.092ns (26.763%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.582     0.955    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/TXDataClk
    SLICE_X99Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_fdre_C_Q)         0.100     1.055 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=5, routed)           0.092     1.147    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[3]
    SLICE_X99Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.259 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.259    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X99Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.300 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.300    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_7
    SLICE_X99Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.771     1.094    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/TXDataClk
    SLICE_X99Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]/C
                         clock pessimism              0.050     1.144    
    SLICE_X99Y150        FDRE (Hold_fdre_C_D)         0.071     1.215    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL4/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK         n/a            10.000        25.000      15.000     ICAP_X0Y1       fl_upg/icp/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X36Y130   FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X36Y137   FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout1
  To Clock:  clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y26     FBBUF1/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL320
  To Clock:  clkfbout_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.349         25.000      23.651     BUFGCTRL_X0Y5   PLL4/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLK2
  To Clock:  MCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK2_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 af2/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PLL2/inst/mmcm_adv_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_2 rise@6.458ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        1.935ns  (logic 0.254ns (13.124%)  route 1.681ns (86.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 5.234 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.890ns = ( 1.235 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     3.983 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.983    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.072 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.818    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.241    -0.423 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.599    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.095     0.694 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.541     1.235    af2/CLK300
    SLICE_X70Y82         FDRE                                         r  af2/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.254     1.489 r  af2/dir_reg/Q
                         net (fo=8, routed)           1.681     3.171    PLL2/inst/psincdec
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  PLL2/inst/mmcm_adv_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      6.458     6.458 r  
    AA9                                               0.000     6.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     7.208 r  iMCLK2/O
                         net (fo=1, routed)           0.000     7.208    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.285 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     7.981    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.351     3.630 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.559    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.064     4.623 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.611     5.234    PLL2/inst/psclk
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  PLL2/inst/mmcm_adv_inst/PSCLK
                         clock pessimism             -0.595     4.639    
                         clock uncertainty           -0.070     4.569    
    MMCME2_ADV_X1Y1      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSINCDEC)
                                                     -1.040     3.529    PLL2/inst/mmcm_adv_inst
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TDC2_CHB/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHB/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_2 rise@3.125ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 2.555 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 2.574 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     3.508 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.508    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.558 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.963    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.086     1.877 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.235    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.023     2.258 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.316     2.574    TDC2_CHB/CLK
    SLICE_X101Y73        FDRE                                         r  TDC2_CHB/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDRE (Prop_fdre_C_Q)         0.100     2.674 r  TDC2_CHB/rs300_0_reg/Q
                         net (fo=1, routed)           0.055     2.729    TDC2_CHB/rs300_0
    SLICE_X101Y73        FDRE                                         r  TDC2_CHB/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.465     2.555    TDC2_CHB/CLK
    SLICE_X101Y73        FDRE                                         r  TDC2_CHB/rs300_1_reg/C
                         clock pessimism              0.019     2.574    
    SLICE_X101Y73        FDRE (Hold_fdre_C_D)         0.047     2.621    TDC2_CHB/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_2
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 TDC2_CHC/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHC/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_2 rise@1.458ns - CLK600_2 fall@0.625ns)
  Data Path Delay:        0.557ns  (logic 0.223ns (40.047%)  route 0.334ns (59.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 0.229 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.780ns = ( -1.155 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 fall edge)
                                                      0.625     0.625 f  
    AA9                                               0.000     0.625 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     1.483 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.483    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.572 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     2.318    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.241    -2.923 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.901    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.095    -1.806 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.651    -1.155    TDC2_CHC/PINCAPT/CLK600
    SLICE_X109Y61        FDRE                                         r  TDC2_CHC/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.223    -0.932 r  TDC2_CHC/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.334    -0.598    TDC2_CHC/PINCAPT/ena1
    SLICE_X108Y61        FDRE                                         r  TDC2_CHC/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     2.208 r  iMCLK2/O
                         net (fo=1, routed)           0.000     2.208    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.285 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     2.981    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.351    -1.370 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.441    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.064    -0.377 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.606     0.229    TDC2_CHC/PINCAPT/CLK600
    SLICE_X108Y61        FDRE                                         r  TDC2_CHC/PINCAPT/ena_reg/C
                         clock pessimism             -0.569    -0.340    
                         clock uncertainty           -0.064    -0.405    
    SLICE_X108Y61        FDRE (Setup_fdre_C_D)        0.000    -0.405    TDC2_CHC/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TDC2_CHB/PINCAPT/ISER_BITS1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHB/PINCAPT/ptime_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_2 rise@1.458ns - CLK600_2 rise@1.458ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.794%)  route 0.064ns (33.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns = ( 0.933 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.949 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     1.842 r  iMCLK2/O
                         net (fo=1, routed)           0.000     1.842    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.892 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.297    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     0.211 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.569    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     0.592 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.357     0.949    TDC2_CHB/PINCAPT/CLK600
    SLICE_X109Y88        FDRE                                         r  TDC2_CHB/PINCAPT/ISER_BITS1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.100     1.049 r  TDC2_CHB/PINCAPT/ISER_BITS1_reg[2]/Q
                         net (fo=3, routed)           0.064     1.112    TDC2_CHB/PINCAPT/p_1_in
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.028     1.140 r  TDC2_CHB/PINCAPT/ptime[2]_i_1/O
                         net (fo=1, routed)           0.000     1.140    TDC2_CHB/PINCAPT/ptime[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  TDC2_CHB/PINCAPT/ptime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     1.923 r  iMCLK2/O
                         net (fo=1, routed)           0.000     1.923    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.981 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     2.423    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.456    -0.033 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.379    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     0.424 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.509     0.933    TDC2_CHB/PINCAPT/CLK600
    SLICE_X108Y88        FDRE                                         r  TDC2_CHB/PINCAPT/ptime_reg[2]/C
                         clock pessimism              0.027     0.960    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.087     1.047    TDC2_CHB/PINCAPT/ptime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_2
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y12     PLL2/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X108Y61    TDC2_CHC/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X108Y75    PINCAPT_M40_2/ena_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_2
  To Clock:  CLK600_90_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_2
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y13     PLL2/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout2
  To Clock:  clkfbout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y14     FBBUF2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLK3
  To Clock:  MCLK3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK3_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 af3/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PLL3/inst/mmcm_adv_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_3 rise@6.458ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        1.953ns  (logic 0.216ns (11.059%)  route 1.737ns (88.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 5.383 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.723ns = ( 1.402 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     4.015 r  iMCLK3/O
                         net (fo=1, routed)           0.000     4.015    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.104 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.850    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.116    -0.266 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.756    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.095     0.851 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.551     1.402    af3/CLK300
    SLICE_X75Y42         FDRE                                         r  af3/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.216     1.618 r  af3/dir_reg/Q
                         net (fo=8, routed)           1.737     3.355    PLL3/inst/psincdec
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL3/inst/mmcm_adv_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      6.458     6.458 r  
    AB16                                              0.000     6.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     7.239 r  iMCLK3/O
                         net (fo=1, routed)           0.000     7.239    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.316 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     8.012    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.233     3.779 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.708    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.064     4.772 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.611     5.383    PLL3/inst/psclk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL3/inst/mmcm_adv_inst/PSCLK
                         clock pessimism             -0.588     4.796    
                         clock uncertainty           -0.070     4.726    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSINCDEC)
                                                     -1.040     3.686    PLL3/inst/mmcm_adv_inst
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 TDC_COU3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC_COU3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_3 rise@3.125ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.831%)  route 0.069ns (35.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns = ( 2.632 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 2.643 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     3.540 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.540    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.590 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.995    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.061     1.934 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.292    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.023     2.315 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.328     2.643    clk300_3
    SLICE_X95Y44         FDRE                                         r  TDC_COU3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y44         FDRE (Prop_fdre_C_Q)         0.100     2.743 r  TDC_COU3_reg[2]/Q
                         net (fo=7, routed)           0.069     2.812    TDC_COU3_reg[2]
    SLICE_X94Y44         LUT4 (Prop_lut4_I2_O)        0.028     2.840 r  TDC_COU3[3]_i_1/O
                         net (fo=1, routed)           0.000     2.840    plusOp__2[3]
    SLICE_X94Y44         FDRE                                         r  TDC_COU3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     3.621 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.621    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.679 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.121    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.426     1.695 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.107    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.045     2.152 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.480     2.632    clk300_3
    SLICE_X94Y44         FDRE                                         r  TDC_COU3_reg[3]/C
                         clock pessimism              0.022     2.654    
    SLICE_X94Y44         FDRE (Hold_fdre_C_D)         0.087     2.741    TDC_COU3_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_3
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 TDC3_CHD/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHD/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_3 rise@1.458ns - CLK600_3 fall@0.625ns)
  Data Path Delay:        0.563ns  (logic 0.223ns (39.616%)  route 0.340ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 0.378 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.624ns = ( -0.999 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 fall edge)
                                                      0.625     0.625 f  
    AB16                                              0.000     0.625 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     1.515 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.515    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.604 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     2.350    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.116    -2.766 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.744    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.095    -1.649 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.650    -0.999    TDC3_CHD/PINCAPT/CLK600
    SLICE_X106Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y13        FDRE (Prop_fdre_C_Q)         0.223    -0.776 r  TDC3_CHD/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.340    -0.436    TDC3_CHD/PINCAPT/ena1
    SLICE_X107Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     2.239 r  iMCLK3/O
                         net (fo=1, routed)           0.000     2.239    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.316 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     3.012    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.233    -1.221 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.292    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.064    -0.228 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.606     0.378    TDC3_CHD/PINCAPT/CLK600
    SLICE_X107Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena_reg/C
                         clock pessimism             -0.563    -0.184    
                         clock uncertainty           -0.064    -0.249    
    SLICE_X107Y13        FDRE (Setup_fdre_C_D)       -0.022    -0.271    TDC3_CHD/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PINCAPT_M40_3/ISER_BITS1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            PINCAPT_M40_3/ptime_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_3 rise@1.458ns - CLK600_3 rise@1.458ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.765%)  route 0.094ns (42.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns = ( 0.982 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.463ns = ( 0.995 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     1.873 r  iMCLK3/O
                         net (fo=1, routed)           0.000     1.873    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.923 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.328    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.267 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.625    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.023     0.648 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.347     0.995    PINCAPT_M40_3/CLK600
    SLICE_X109Y26        FDRE                                         r  PINCAPT_M40_3/ISER_BITS1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDRE (Prop_fdre_C_Q)         0.100     1.095 r  PINCAPT_M40_3/ISER_BITS1_reg[2]/Q
                         net (fo=3, routed)           0.094     1.189    PINCAPT_M40_3/p_1_in
    SLICE_X108Y26        LUT5 (Prop_lut5_I1_O)        0.028     1.217 r  PINCAPT_M40_3/ptime[0]_i_1/O
                         net (fo=1, routed)           0.000     1.217    PINCAPT_M40_3/ptime[0]_i_1_n_0
    SLICE_X108Y26        FDRE                                         r  PINCAPT_M40_3/ptime_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     1.955 r  iMCLK3/O
                         net (fo=1, routed)           0.000     1.955    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     2.013 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     2.455    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.426     0.029 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.441    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.045     0.486 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.496     0.982    PINCAPT_M40_3/CLK600
    SLICE_X108Y26        FDRE                                         r  PINCAPT_M40_3/ptime_reg[0]/C
                         clock pessimism              0.025     1.006    
    SLICE_X108Y26        FDRE (Hold_fdre_C_D)         0.087     1.093    PINCAPT_M40_3/ptime_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_3
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y1      PLL3/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X109Y12    TDC3_CHD/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X109Y7     TDC3_CHB/PINCAPT/ISER_BITS1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_3
  To Clock:  CLK600_90_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_3
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y2      PLL3/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout3
  To Clock:  clkfbout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL3/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y0      FBBUF3/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MGTCLK
  To Clock:  MGTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MGTCLK rise@5.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.625ns = ( 14.625 - 5.000 ) 
    Source Clock Delay      (SCD):    11.875ns
    Clock Pessimism Removal (CPR):    2.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  IMGTCLK1/O
                         net (fo=2, routed)           8.909    11.044    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.300    11.344 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.531    11.875    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980    12.855 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000    12.855    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     5.000     5.000 r  
    H6                                                0.000     5.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     5.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     6.285 r  IMGTCLK1/O
                         net (fo=2, routed)           7.588    13.873    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.274    14.147 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.478    14.625    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              2.250    16.875    
                         clock uncertainty           -0.035    16.839    
    SLICE_X104Y149       FDRE (Setup_fdre_C_D)        0.064    16.903    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTCLK rise@0.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    1.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IMGTCLK1/O
                         net (fo=2, routed)           4.497     4.938    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     5.028 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.277     5.305    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     5.576 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.576    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IMGTCLK1/O
                         net (fo=2, routed)           5.568     6.300    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     6.393 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.314     6.707    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -1.402     5.305    
    SLICE_X104Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     5.404    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -5.404    
                         arrival time                           5.576    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MGTCLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I       n/a            1.666         5.000       3.334      BUFR_X1Y9       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X98Y149   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.340ns (26.039%)  route 0.966ns (73.961%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 6.023 - 4.167 ) 
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.109     2.014    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X58Y148        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y148        FDCE (Prop_fdce_C_Q)         0.254     2.268 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/Q
                         net (fo=2, routed)           0.508     2.776    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/shiftDone
    SLICE_X59Y145        LUT4 (Prop_lut4_I2_O)        0.043     2.819 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3/O
                         net (fo=1, routed)           0.175     2.994    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3_n_0
    SLICE_X59Y145        LUT4 (Prop_lut4_I3_O)        0.043     3.037 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1/O
                         net (fo=4, routed)           0.282     3.320    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1_n_0
    SLICE_X59Y145        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.999     6.023    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X59Y145        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.135     6.157    
                         clock uncertainty           -0.035     6.122    
    SLICE_X59Y145        FDPE (Setup_fdpe_C_CE)      -0.188     5.934    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                          5.934    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  2.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.562     0.923    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X89Y157        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y157        FDRE (Prop_fdre_C_Q)         0.100     1.023 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.078    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X89Y157        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.766     1.166    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X89Y157        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.243     0.923    
    SLICE_X89Y157        FDRE (Hold_fdre_C_D)         0.047     0.970    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.297ns (49.991%)  route 0.297ns (50.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 14.361 - 12.500 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.115     2.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X64Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.254     2.274 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.297     2.571    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.043     2.614 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.000     2.614    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X63Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    13.285    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    14.599    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    11.806 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    13.284    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.004    14.360    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X63Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.136    14.496    
                         clock uncertainty           -0.090    14.407    
    SLICE_X63Y144        FDRE (Setup_fdre_C_D)        0.038    14.445    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                 11.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658     1.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    -0.423 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.574     0.935    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X83Y134        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y134        FDCE (Prop_fdce_C_Q)         0.100     1.035 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[1]/Q
                         net (fo=1, routed)           0.054     1.089    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg_n_0_[1]
    SLICE_X82Y134        LUT3 (Prop_lut3_I0_O)        0.028     1.117 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O[1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_40_out[1]
    SLICE_X82Y134        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.771     1.171    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X82Y134        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[1]/C
                         clock pessimism             -0.225     0.946    
    SLICE_X82Y134        FDRE (Hold_fdre_C_D)         0.087     1.033    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         24.999      23.649     BUFGCTRL_X0Y31   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X78Y143    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X103Y133   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         8.333       6.984      BUFGCTRL_X0Y30   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       24.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MISO
                            (output port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        5.746ns  (logic 4.375ns (76.131%)  route 1.372ns (23.869%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    E26                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         1.445    61.445 f  iCS/O
                         net (fo=15, routed)          1.372    62.816    T
    G24                  OBUFT (TriStatE_obuft_T_O)
                                                      2.930    65.746 r  iMISO/O
                         net (fo=0)                   0.000    65.746    MISO
    G24                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -10.000    89.965    
  -------------------------------------------------------------------
                         required time                         89.965    
                         arrival time                         -65.746    
  -------------------------------------------------------------------
                         slack                                 24.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SPI_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPI rise@0.000ns - SPI rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.628%)  route 0.098ns (43.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  iSCK/O
                         net (fo=1, routed)           0.704     1.153    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  SCKI_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.768    SCKI_BUFG
    SLICE_X59Y84         FDRE                                         r  SPI_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.100     1.868 r  SPI_DATA_reg[2]/Q
                         net (fo=5, routed)           0.098     1.966    CHANNEL1D/Q[2]
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.028     1.994 r  CHANNEL1D/SPI_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.994    CHANNEL1D_n_49
    SLICE_X60Y84         FDRE                                         r  SPI_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.645     0.645 r  iSCK/O
                         net (fo=1, routed)           0.769     1.414    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.444 r  SCKI_BUFG_inst/O
                         net (fo=98, routed)          0.807     2.251    SCKI_BUFG
    SLICE_X60Y84         FDRE                                         r  SPI_DATA_reg[3]/C
                         clock pessimism             -0.453     1.798    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.060     1.858    SPI_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPI
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         100.000     98.651     BUFGCTRL_X0Y1  SCKI_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X67Y88   mcu_tstamp_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X69Y86   mcu_tstamp_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  TDCCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 RSA1_P
                            (input port clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHA/TDC_bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK1 rise@3.333ns - TDCCLK1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.899ns (29.205%)  route 2.180ns (70.795%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 5.242 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    V3                                                0.000     1.800 f  RSA1_P (IN)
                         net (fo=0)                   0.000     1.800    RSA1_P
    V3                   IBUFDS (Prop_ibufds_I_O)     0.856     2.656 f  RSA1_B/O
                         net (fo=7, routed)           2.180     4.837    TDC1_CHA/RSA1
    SLICE_X96Y100        LUT5 (Prop_lut5_I4_O)        0.043     4.880 r  TDC1_CHA/TDC_bitcount[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.880    TDC1_CHA/TDC_bitcount[0]_i_1__0_n_0
    SLICE_X96Y100        FDRE                                         r  TDC1_CHA/TDC_bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK1 rise edge)    3.333     3.333 r  
    AB2                                               0.000     3.333 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     4.117 r  TCLK1/O
                         net (fo=1, routed)           0.327     4.444    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.274     4.718 r  TCLKB1/O
                         net (fo=110, routed)         0.524     5.242    TDC1_CHA/TDC_raw_wr_reg_0
    SLICE_X96Y100        FDRE                                         r  TDC1_CHA/TDC_bitcount_reg[0]/C
                         clock pessimism              0.000     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X96Y100        FDRE (Setup_fdre_C_D)        0.031     5.238    TDC1_CHA/TDC_bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TDC1_CHC/TDC_bitcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHC/TDC_bitcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK1 rise@0.000ns - TDCCLK1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.689%)  route 0.115ns (47.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  TCLK1/O
                         net (fo=1, routed)           0.216     0.634    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.090     0.724 r  TCLKB1/O
                         net (fo=110, routed)         0.310     1.034    TDC1_CHC/CLK
    SLICE_X84Y103        FDRE                                         r  TDC1_CHC/TDC_bitcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.100     1.134 r  TDC1_CHC/TDC_bitcount_reg[2]/Q
                         net (fo=7, routed)           0.115     1.249    TDC1_CHC/TDC_bitcount_reg_n_0_[2]
    SLICE_X86Y103        LUT5 (Prop_lut5_I1_O)        0.028     1.277 r  TDC1_CHC/TDC_bitcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.277    TDC1_CHC/TDC_bitcount[1]_i_1_n_0
    SLICE_X86Y103        FDRE                                         r  TDC1_CHC/TDC_bitcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  TCLK1/O
                         net (fo=1, routed)           0.250     0.749    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.093     0.842 r  TCLKB1/O
                         net (fo=110, routed)         0.349     1.191    TDC1_CHC/CLK
    SLICE_X86Y103        FDRE                                         r  TDC1_CHC/TDC_bitcount_reg[1]/C
                         clock pessimism             -0.143     1.048    
    SLICE_X86Y103        FDRE (Hold_fdre_C_D)         0.087     1.135    TDC1_CHC/TDC_bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK1
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK1_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y10     TCLKB1/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X84Y101  spi_lock_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X96Y100  TDC1_CHA/TDC_bitcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  TDCCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 RSB2_P
                            (input port clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHB/TDC_raw_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK2 rise@3.333ns - TDCCLK2 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.872ns (29.744%)  route 2.059ns (70.256%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.212 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    W10                                               0.000     1.800 f  RSB2_P (IN)
                         net (fo=0)                   0.000     1.800    RSB2_P
    W10                  IBUFDS (Prop_ibufds_I_O)     0.829     2.629 f  RSB2_B/O
                         net (fo=7, routed)           2.059     4.688    TDC2_CHB/RSB2
    SLICE_X89Y71         LUT6 (Prop_lut6_I4_O)        0.043     4.731 r  TDC2_CHB/TDC_raw_wr_i_1/O
                         net (fo=1, routed)           0.000     4.731    TDC2_CHB/TDC_raw_wr_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  TDC2_CHB/TDC_raw_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK2 rise edge)    3.333     3.333 r  
    AC9                                               0.000     3.333 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.763     4.096 r  TCLK2/O
                         net (fo=1, routed)           0.327     4.423    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.274     4.697 r  TCLKB2/O
                         net (fo=110, routed)         0.515     5.212    TDC2_CHB/TDC_raw_wr_reg_0
    SLICE_X89Y71         FDRE                                         r  TDC2_CHB/TDC_raw_wr_reg/C
                         clock pessimism              0.000     5.212    
                         clock uncertainty           -0.035     5.176    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.031     5.207    TDC2_CHB/TDC_raw_wr_reg
  -------------------------------------------------------------------
                         required time                          5.207    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TDC2_CHA/TDC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHA/TDC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK2 rise@0.000ns - TDCCLK2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.900%)  route 0.093ns (48.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
    AC9                                               0.000     0.000 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  TCLK2/O
                         net (fo=1, routed)           0.216     0.613    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.090     0.703 r  TCLKB2/O
                         net (fo=110, routed)         0.299     1.002    TDC2_CHA/TDC_raw_wr_reg_0
    SLICE_X87Y72         FDRE                                         r  TDC2_CHA/TDC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.100     1.102 r  TDC2_CHA/TDC_reg[3]/Q
                         net (fo=4, routed)           0.093     1.194    TDC2_CHA/TDC2A[3]
    SLICE_X85Y71         FDRE                                         r  TDC2_CHA/TDC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
    AC9                                               0.000     0.000 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  TCLK2/O
                         net (fo=1, routed)           0.250     0.728    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.093     0.821 r  TCLKB2/O
                         net (fo=110, routed)         0.337     1.158    TDC2_CHA/TDC_raw_wr_reg_0
    SLICE_X85Y71         FDRE                                         r  TDC2_CHA/TDC_reg[2]/C
                         clock pessimism             -0.143     1.015    
    SLICE_X85Y71         FDRE (Hold_fdre_C_D)         0.043     1.058    TDC2_CHA/TDC_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK2_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y5     TCLKB2/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X87Y70  TDC2_CHC/TDC_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X96Y75  TDC2_CHA/tdc_rdy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  TDCCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 RDD3_P
                            (input port clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHD/TDC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK3 rise@3.333ns - TDCCLK3 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.904ns (33.038%)  route 1.833ns (66.962%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 5.218 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    V16                                               0.000     1.800 r  RDD3_P (IN)
                         net (fo=0)                   0.000     1.800    RDD3_P
    V16                  IBUFDS (Prop_ibufds_I_O)     0.904     2.704 r  RDD3_B/O
                         net (fo=1, routed)           1.833     4.538    TDC3_CHD/rdata
    SLICE_X83Y48         FDRE                                         r  TDC3_CHD/TDC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK3 rise edge)    3.333     3.333 r  
    AB17                                              0.000     3.333 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.755     4.088 r  TCLK3/O
                         net (fo=1, routed)           0.327     4.415    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.274     4.689 r  TCLKB3/O
                         net (fo=110, routed)         0.529     5.218    TDC3_CHD/CLK
    SLICE_X83Y48         FDRE                                         r  TDC3_CHD/TDC_reg[6]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty           -0.035     5.183    
    SLICE_X83Y48         FDRE (Setup_fdre_C_D)       -0.013     5.170    TDC3_CHD/TDC_reg[6]
  -------------------------------------------------------------------
                         required time                          5.170    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TDC3_CHC/TDC_bitcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHC/TDC_raw_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK3 rise@0.000ns - TDCCLK3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.489%)  route 0.074ns (36.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
    AB17                                              0.000     0.000 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  TCLK3/O
                         net (fo=1, routed)           0.216     0.605    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.090     0.695 r  TCLKB3/O
                         net (fo=110, routed)         0.310     1.005    TDC3_CHC/CLK
    SLICE_X87Y44         FDRE                                         r  TDC3_CHC/TDC_bitcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y44         FDRE (Prop_fdre_C_Q)         0.100     1.105 r  TDC3_CHC/TDC_bitcount_reg[2]/Q
                         net (fo=7, routed)           0.074     1.179    TDC3_CHC/TDC_bitcount_reg_n_0_[2]
    SLICE_X86Y44         LUT6 (Prop_lut6_I1_O)        0.028     1.207 r  TDC3_CHC/TDC_raw_wr_i_1__7/O
                         net (fo=1, routed)           0.000     1.207    TDC3_CHC/TDC_raw_wr_i_1__7_n_0
    SLICE_X86Y44         FDRE                                         r  TDC3_CHC/TDC_raw_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
    AB17                                              0.000     0.000 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  TCLK3/O
                         net (fo=1, routed)           0.250     0.721    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.093     0.814 r  TCLKB3/O
                         net (fo=110, routed)         0.349     1.163    TDC3_CHC/CLK
    SLICE_X86Y44         FDRE                                         r  TDC3_CHC/TDC_raw_wr_reg/C
                         clock pessimism             -0.146     1.016    
    SLICE_X86Y44         FDRE (Hold_fdre_C_D)         0.087     1.103    TDC3_CHC/TDC_raw_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK3
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK3_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y0     TCLKB3/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X88Y49  TDC3_CHA/TDC_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X90Y49  TDC3_CHA/TDC_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.259ns (13.840%)  route 1.612ns (86.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 10.238 - 8.333 ) 
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.170     2.075    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X101Y150       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y150       FDCE (Prop_fdce_C_Q)         0.216     2.291 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/Q
                         net (fo=3, routed)           1.105     3.396    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/GBT_Status_O_reg[mgtLinkReady]
    SLICE_X87Y131        LUT3 (Prop_lut3_I2_O)        0.043     3.439 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/writeAddress[2]_i_1/O
                         net (fo=9, routed)           0.508     3.946    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/SR[0]
    SLICE_X88Y130        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.048    10.238    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]_0
    SLICE_X88Y130        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]/C
                         clock pessimism              0.048    10.286    
                         clock uncertainty           -0.035    10.251    
    SLICE_X88Y130        FDRE (Setup_fdre_C_R)       -0.271     9.980    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  6.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.253ns (72.172%)  route 0.098ns (27.828%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.583     0.944    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X89Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDRE (Prop_fdre_C_Q)         0.100     1.044 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.097     1.141    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X89Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.253 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.254    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X89Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.295 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.295    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_7
    SLICE_X89Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.768     1.168    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X89Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.039     1.129    
    SLICE_X89Y150        FDRE (Hold_fdre_C_D)         0.071     1.200    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         4.166       3.766      SLICE_X87Y149       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         4.167       3.817      SLICE_X87Y130       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 TDC1_CHB/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHB/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_1 rise@3.125ns - CLK600_1 rise@1.458ns)
  Data Path Delay:        1.082ns  (logic 0.216ns (19.955%)  route 0.866ns (80.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 1.753 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.884ns = ( -0.425 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     2.340 r  iMCLK1/O
                         net (fo=1, routed)           0.000     2.340    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.429 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     3.175    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.366    -2.191 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.169    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.095    -1.074 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.649    -0.425    TDC1_CHB/PINCAPT/CLK600
    SLICE_X102Y112       FDRE                                         r  TDC1_CHB/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.216    -0.209 r  TDC1_CHB/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.866     0.657    TDC1_CHB/C_STR
    SLICE_X93Y104        FDRE                                         r  TDC1_CHB/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     4.670    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.469     0.201 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.130    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.064     1.194 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.559     1.753    TDC1_CHB/CLK
    SLICE_X93Y104        FDRE                                         r  TDC1_CHB/C_STR1_reg/C
                         clock pessimism             -0.726     1.027    
                         clock uncertainty           -0.190     0.837    
    SLICE_X93Y104        FDRE (Setup_fdre_C_D)       -0.015     0.822    TDC1_CHB/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 TDC1_CHD/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHD/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_1 rise@3.125ns - CLK600_1 rise@3.125ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.724%)  route 0.464ns (82.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 2.563 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 2.612 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     3.531 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.531    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.581 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     3.986    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     1.875 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.233    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     2.256 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.356     2.612    TDC1_CHD/PINCAPT/CLK600
    SLICE_X103Y109       FDRE                                         r  TDC1_CHD/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.100     2.712 r  TDC1_CHD/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.464     3.176    TDC1_CHD/C_STR
    SLICE_X97Y104        FDRE                                         r  TDC1_CHD/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.480     2.563    TDC1_CHD/CLK300
    SLICE_X97Y104        FDRE                                         r  TDC1_CHD/C_STR1_reg/C
                         clock pessimism              0.249     2.812    
                         clock uncertainty            0.190     3.002    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.040     3.042    TDC1_CHD/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 RSA1_P
                            (input port clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHA/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.483ns  (logic 0.856ns (34.490%)  route 1.627ns (65.510%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    V3                                                0.000     1.800 r  RSA1_P (IN)
                         net (fo=0)                   0.000     1.800    RSA1_P
    V3                   IBUFDS (Prop_ibufds_I_O)     0.856     2.656 r  RSA1_B/O
                         net (fo=7, routed)           1.627     4.283    TDC1_CHA/RSA1
    SLICE_X99Y106        FDRE                                         r  TDC1_CHA/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X99Y106        FDRE (Setup_fdre_C_D)       -0.004     4.996    TDC1_CHA/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 STR12
                            (input port)
  Destination:            CHANNEL3D/CSTR_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        2.158ns  (logic 0.721ns (33.399%)  route 1.437ns (66.601%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  STR12 (IN)
                         net (fo=0)                   0.000     0.000    STR12
    J19                  IBUF (Prop_ibuf_I_O)         0.721     0.721 r  iSTR12/O
                         net (fo=1, routed)           1.437     2.158    CHANNEL3D/CSTR12
    SLICE_X13Y129        FDRE                                         r  CHANNEL3D/CSTR_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X13Y129        FDRE (Setup_fdre_C_D)       -0.011     2.489    CHANNEL3D/CSTR_0_reg
  -------------------------------------------------------------------
                         required time                          2.489    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.254ns (39.583%)  route 0.388ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 5.016 - 3.125 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.637     2.208    MCLK40
    SLICE_X70Y100        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.254     2.462 r  MCLK40T_reg/Q
                         net (fo=2, routed)           0.388     2.850    MCLK40T
    SLICE_X69Y92         FDRE                                         r  MCLK40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       1.149     5.016    clk320
    SLICE_X69Y92         FDRE                                         r  MCLK40_0_reg/C
                         clock pessimism              0.198     5.214    
                         clock uncertainty           -0.167     5.048    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)       -0.019     5.029    MCLK40_0_reg
  -------------------------------------------------------------------
                         required time                          5.029    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.568%)  route 0.205ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.342     1.054    MCLK40
    SLICE_X70Y100        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.118     1.172 r  MCLK40T_reg/Q
                         net (fo=2, routed)           0.205     1.377    MCLK40T
    SLICE_X69Y92         FDRE                                         r  MCLK40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       0.817     1.140    clk320
    SLICE_X69Y92         FDRE                                         r  MCLK40_0_reg/C
                         clock pessimism             -0.118     1.022    
                         clock uncertainty            0.167     1.189    
    SLICE_X69Y92         FDRE (Hold_fdre_C_D)         0.043     1.232    MCLK40_0_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 TDC1_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL1B/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.671ns  (logic 1.123ns (30.591%)  route 2.548ns (69.409%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102                                     0.000     0.000 r  TDC1_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC1_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/Q
                         net (fo=11, routed)          0.593     0.847    TDC1_CHB/C_FIFO[0]
    SLICE_X80Y98         LUT6 (Prop_lut6_I0_O)        0.043     0.890 r  TDC1_CHB/CH_TIME1[11]_i_9__10/O
                         net (fo=4, routed)           0.095     0.985    TDC1_CHB/CH_TIME1[11]_i_9__10_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.028 r  TDC1_CHB/CH_TIME1[11]_i_2__10/O
                         net (fo=3, routed)           0.352     1.380    TDC1_CHB/dout_i_reg[4][1]
    SLICE_X79Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.217     1.597 r  TDC1_CHB/CH_TIME1_reg[11]_i_1__10/O[3]
                         net (fo=3, routed)           0.467     2.064    TDC1_CHB/TDC_reg[6]_0[11]
    SLICE_X80Y97         LUT2 (Prop_lut2_I0_O)        0.120     2.184 r  TDC1_CHB/CH_t_trig1_i_6__10/O
                         net (fo=1, routed)           0.000     2.184    TDC1_CHB/CH_t_trig1_i_6__10_n_0
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.242     2.426 r  TDC1_CHB/CH_t_trig1_reg_i_3__10/CO[1]
                         net (fo=1, routed)           0.578     3.004    CHANNEL1B/CO[0]
    SLICE_X84Y87         LUT3 (Prop_lut3_I1_O)        0.118     3.122 r  CHANNEL1B/CH_t_trig1_i_2__10/O
                         net (fo=2, routed)           0.168     3.290    CHANNEL1B/CH_t_trig0
    SLICE_X85Y86         LUT6 (Prop_lut6_I1_O)        0.043     3.333 r  CHANNEL1B/CH_trig_f_i_3__10/O
                         net (fo=1, routed)           0.295     3.628    CHANNEL1B/CH_trig_f_i_3__10_n_0
    SLICE_X87Y84         LUT5 (Prop_lut5_I3_O)        0.043     3.671 r  CHANNEL1B/CH_trig_f_i_1__10/O
                         net (fo=1, routed)           0.000     3.671    CHANNEL1B/CH_trig_f_i_1__10_n_0
    SLICE_X87Y84         FDRE                                         r  CHANNEL1B/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL1B/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  TX_CLK
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Orbit_ID_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - TX_CLK rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.001ns (37.419%)  route 1.674ns (62.581%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 5.017 - 3.125 ) 
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        1.114     1.990    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X76Y108        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.254     2.244 r  FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/Q
                         net (fo=52, routed)          1.674     3.918    readout_status[bc_delay_apply]
    SLICE_X73Y89         LUT3 (Prop_lut3_I1_O)        0.043     3.961 r  Orbit_ID[0]_i_6/O
                         net (fo=1, routed)           0.000     3.961    Orbit_ID[0]_i_6_n_0
    SLICE_X73Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.218 r  Orbit_ID_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.218    Orbit_ID_reg[0]_i_2_n_0
    SLICE_X73Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.267 r  Orbit_ID_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.267    Orbit_ID_reg[4]_i_1_n_0
    SLICE_X73Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.316 r  Orbit_ID_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.316    Orbit_ID_reg[8]_i_1_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.365 r  Orbit_ID_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    Orbit_ID_reg[12]_i_1_n_0
    SLICE_X73Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.414 r  Orbit_ID_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.414    Orbit_ID_reg[16]_i_1_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.463 r  Orbit_ID_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.463    Orbit_ID_reg[20]_i_1_n_0
    SLICE_X73Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.512 r  Orbit_ID_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    Orbit_ID_reg[24]_i_1_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.665 r  Orbit_ID_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.665    Orbit_ID_reg[28]_i_1_n_6
    SLICE_X73Y96         FDRE                                         r  Orbit_ID_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       1.150     5.017    clk320
    SLICE_X73Y96         FDRE                                         r  Orbit_ID_reg[29]/C
                         clock pessimism              0.051     5.068    
                         clock uncertainty           -0.179     4.889    
    SLICE_X73Y96         FDRE (Setup_fdre_C_D)        0.048     4.937    Orbit_ID_reg[29]
  -------------------------------------------------------------------
                         required time                          4.937    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  0.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FitGbtPrg/Module_Data_Gen_comp/event_orbit_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Module_Data_Gen_comp/event_orbit_sc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.118ns (19.732%)  route 0.480ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.549     0.922    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X76Y104        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/event_orbit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.118     1.040 r  FitGbtPrg/Module_Data_Gen_comp/event_orbit_reg[12]/Q
                         net (fo=1, routed)           0.480     1.520    FitGbtPrg/Module_Data_Gen_comp/event_orbit[12]
    SLICE_X83Y107        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/event_orbit_sc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       0.774     1.097    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X83Y107        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/event_orbit_sc_reg[12]/C
                         clock pessimism              0.117     1.214    
                         clock uncertainty            0.179     1.393    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.039     1.432    FitGbtPrg/Module_Data_Gen_comp/event_orbit_sc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL2C/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.615ns  (logic 1.261ns (34.884%)  route 2.354ns (65.116%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74                                      0.000     0.000 r  TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/Q
                         net (fo=7, routed)           0.578     0.832    TDC2_CHC/C_FIFO[1]
    SLICE_X92Y69         LUT5 (Prop_lut5_I0_O)        0.048     0.880 r  TDC2_CHC/CH_TIME1[11]_i_4__3/O
                         net (fo=1, routed)           0.493     1.373    TDC2_CHC/TDC2C[8]
    SLICE_X87Y69         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.397     1.770 f  TDC2_CHC/CH_TIME1_reg[11]_i_1__4/O[3]
                         net (fo=3, routed)           0.394     2.164    TDC2_CHC/TDC_reg[6]_0[11]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.120     2.284 r  TDC2_CHC/CH_t_trig1_i_9__4/O
                         net (fo=1, routed)           0.000     2.284    TDC2_CHC/CH_t_trig1_i_9__4_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.520 r  TDC2_CHC/CH_t_trig1_reg_i_4__4/CO[1]
                         net (fo=1, routed)           0.458     2.978    CHANNEL2C/CH_t_trig1_reg_0[0]
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.120     3.098 r  CHANNEL2C/CH_t_trig1_i_2__4/O
                         net (fo=2, routed)           0.163     3.262    CHANNEL2C/CH_t_trig0
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.043     3.305 r  CHANNEL2C/CH_trig_f_i_3__4/O
                         net (fo=1, routed)           0.267     3.572    CHANNEL2C/CH_trig_f_i_3__4_n_0
    SLICE_X84Y58         LUT5 (Prop_lut5_I3_O)        0.043     3.615 r  CHANNEL2C/CH_trig_f_i_1__4/O
                         net (fo=1, routed)           0.000     3.615    CHANNEL2C/CH_trig_f_i_1__4_n_0
    SLICE_X84Y58         FDRE                                         r  CHANNEL2C/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X84Y58         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL2C/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 TDC3_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL3D/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.353ns  (logic 1.221ns (36.418%)  route 2.132ns (63.582%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46                                      0.000     0.000 r  TDC3_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC3_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/Q
                         net (fo=11, routed)          0.837     1.091    TDC3_CHD/C_FIFO[0]
    SLICE_X84Y61         LUT5 (Prop_lut5_I3_O)        0.049     1.140 r  TDC3_CHD/CH_TIME1[11]_i_4__8/O
                         net (fo=1, routed)           0.338     1.478    TDC3_CHD/TDC3D[8]
    SLICE_X83Y61         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.354     1.832 r  TDC3_CHD/CH_TIME1_reg[11]_i_1__8/O[2]
                         net (fo=3, routed)           0.300     2.132    TDC3_CHD_n_1
    SLICE_X81Y61         LUT2 (Prop_lut2_I1_O)        0.118     2.250 r  CH_t_trig1_i_6__8/O
                         net (fo=1, routed)           0.000     2.250    TDC3_CHD/CH_t_trig1_reg_0[1]
    SLICE_X81Y61         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.242     2.492 r  TDC3_CHD/CH_t_trig1_reg_i_3__8/CO[1]
                         net (fo=1, routed)           0.230     2.722    CHANNEL3D/CO[0]
    SLICE_X84Y61         LUT3 (Prop_lut3_I1_O)        0.118     2.840 r  CHANNEL3D/CH_t_trig1_i_2__8/O
                         net (fo=2, routed)           0.333     3.173    CHANNEL3D/CH_t_trig0
    SLICE_X84Y65         LUT6 (Prop_lut6_I1_O)        0.043     3.216 r  CHANNEL3D/CH_trig_f_i_3__8/O
                         net (fo=1, routed)           0.094     3.310    CHANNEL3D/CH_trig_f_i_3__8_n_0
    SLICE_X84Y65         LUT5 (Prop_lut5_I3_O)        0.043     3.353 r  CHANNEL3D/CH_trig_f_i_1__8/O
                         net (fo=1, routed)           0.000     3.353    CHANNEL3D/CH_trig_f_i_1__8_n_0
    SLICE_X84Y65         FDRE                                         r  CHANNEL3D/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X84Y65         FDRE (Setup_fdre_C_D)        0.031     3.831    CHANNEL3D/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.831    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        1.433ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.402%)  route 0.282ns (52.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109                                     0.000     0.000 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
    SLICE_X82Y109        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/Q
                         net (fo=2, routed)           0.282     0.536    FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg
    SLICE_X81Y109        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X81Y109        FDRE (Setup_fdre_C_D)       -0.031     1.969    FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg
  -------------------------------------------------------------------
                         required time                          1.969    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  1.433    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 TDC1_CHC/TDC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL1C/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.622ns  (logic 1.261ns (34.811%)  route 2.361ns (65.189%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100                                     0.000     0.000 r  TDC1_CHC/TDC_reg[5]/C
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.198     0.198 r  TDC1_CHC/TDC_reg[5]/Q
                         net (fo=14, routed)          0.582     0.780    TDC1_CHC/TDC1C[5]
    SLICE_X87Y96         LUT5 (Prop_lut5_I1_O)        0.124     0.904 r  TDC1_CHC/CH_TIME1[11]_i_4__9/O
                         net (fo=1, routed)           0.360     1.264    TDC1_CHC/TDC1C[8]
    SLICE_X86Y94         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.371     1.635 f  TDC1_CHC/CH_TIME1_reg[11]_i_1__9/O[2]
                         net (fo=3, routed)           0.358     1.993    TDC1_CHC/TDC_reg[6]_0[10]
    SLICE_X86Y96         LUT2 (Prop_lut2_I1_O)        0.126     2.119 r  TDC1_CHC/CH_t_trig1_i_9__9/O
                         net (fo=1, routed)           0.000     2.119    TDC1_CHC/CH_t_trig1_i_9__9_n_0
    SLICE_X86Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.355 r  TDC1_CHC/CH_t_trig1_reg_i_4__9/CO[1]
                         net (fo=1, routed)           0.531     2.885    CHANNEL1C/CH_t_trig1_reg_0[0]
    SLICE_X86Y84         LUT3 (Prop_lut3_I2_O)        0.120     3.005 r  CHANNEL1C/CH_t_trig1_i_2__9/O
                         net (fo=2, routed)           0.319     3.324    CHANNEL1C/CH_t_trig0
    SLICE_X87Y84         LUT6 (Prop_lut6_I1_O)        0.043     3.367 r  CHANNEL1C/CH_trig_f_i_3__9/O
                         net (fo=1, routed)           0.212     3.579    CHANNEL1C/CH_trig_f_i_3__9_n_0
    SLICE_X87Y84         LUT5 (Prop_lut5_I3_O)        0.043     3.622 r  CHANNEL1C/CH_trig_f_i_1__9/O
                         net (fo=1, routed)           0.000     3.622    CHANNEL1C/CH_trig_f_i_1__9_n_0
    SLICE_X87Y84         FDRE                                         r  CHANNEL1C/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)        0.031     3.831    CHANNEL1C/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.831    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 TDC2_CHC/TDC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL2C/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.508ns  (logic 1.261ns (35.943%)  route 2.247ns (64.057%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70                                      0.000     0.000 r  TDC2_CHC/TDC_reg[5]/C
    SLICE_X92Y70         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC2_CHC/TDC_reg[5]/Q
                         net (fo=14, routed)          0.472     0.726    TDC2_CHC/TDC2C[5]
    SLICE_X92Y69         LUT5 (Prop_lut5_I1_O)        0.048     0.774 r  TDC2_CHC/CH_TIME1[11]_i_4__3/O
                         net (fo=1, routed)           0.493     1.267    TDC2_CHC/TDC2C[8]
    SLICE_X87Y69         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.397     1.664 f  TDC2_CHC/CH_TIME1_reg[11]_i_1__4/O[3]
                         net (fo=3, routed)           0.394     2.057    TDC2_CHC/TDC_reg[6]_0[11]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.120     2.177 r  TDC2_CHC/CH_t_trig1_i_9__4/O
                         net (fo=1, routed)           0.000     2.177    TDC2_CHC/CH_t_trig1_i_9__4_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.413 r  TDC2_CHC/CH_t_trig1_reg_i_4__4/CO[1]
                         net (fo=1, routed)           0.458     2.872    CHANNEL2C/CH_t_trig1_reg_0[0]
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.120     2.992 r  CHANNEL2C/CH_t_trig1_i_2__4/O
                         net (fo=2, routed)           0.163     3.155    CHANNEL2C/CH_t_trig0
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.043     3.198 r  CHANNEL2C/CH_trig_f_i_3__4/O
                         net (fo=1, routed)           0.267     3.465    CHANNEL2C/CH_trig_f_i_3__4_n_0
    SLICE_X84Y58         LUT5 (Prop_lut5_I3_O)        0.043     3.508 r  CHANNEL2C/CH_trig_f_i_1__4/O
                         net (fo=1, routed)           0.000     3.508    CHANNEL2C/CH_trig_f_i_1__4_n_0
    SLICE_X84Y58         FDRE                                         r  CHANNEL2C/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X84Y58         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL2C/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 TDC3_CHB/tdc_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK3'  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL3B/TDC_rdy320_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.727ns  (logic 0.223ns (30.675%)  route 0.504ns (69.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y45                                      0.000     0.000 r  TDC3_CHB/tdc_rdy_reg/C
    SLICE_X85Y45         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TDC3_CHB/tdc_rdy_reg/Q
                         net (fo=1, routed)           0.504     0.727    CHANNEL3B/tdc_rdy
    SLICE_X89Y50         FDRE                                         r  CHANNEL3B/TDC_rdy320_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X89Y50         FDRE (Setup_fdre_C_D)       -0.011     0.989    CHANNEL3B/TDC_rdy320_0_reg
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 INC1_P
                            (input port)
  Destination:            TDC1_CHC/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  INC1_P (IN)
                         net (fo=0)                   0.000     0.000    INC1_P
    AD1                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  iN3/O
                         net (fo=1, routed)           0.000     0.908    TDC1_CHC/PINCAPT/CGE3i
    ILOGIC_X1Y110        ISERDESE2                                    r  TDC1_CHC/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC1_CHC/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        1.143ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 MCLK1_P
                            (clock source 'MCLK1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_1/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.881ns  (logic 0.881ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2                                    r  PINCAPT_M40_1/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y126        ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_1/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  1.143    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_1'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHC/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (CLK600_1 fall@3.958ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.511ns = ( 3.447 - 3.958 ) 
    Source Clock Delay      (SCD):    -1.499ns = ( 1.626 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.570     2.653    TDC1_CHC/PINCAPT/CLK300
    SLICE_X108Y109       FDRE                                         r  TDC1_CHC/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 fall edge)
                                                      3.958     3.958 f  
    AA3                                               0.000     3.958 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     4.364 f  iMCLK1/O
                         net (fo=1, routed)           0.000     4.364    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     4.414 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     4.819    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     2.708 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     3.066    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     3.089 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.358     3.447    TDC1_CHC/PINCAPT/CLK600
    SLICE_X108Y109       FDRE                                         r  TDC1_CHC/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     3.199    
                         clock uncertainty           -0.190     3.009    
    SLICE_X108Y109       FDRE (Setup_fdre_C_D)       -0.004     3.005    TDC1_CHC/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          3.005    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_1'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHD/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_1 fall@0.625ns - CLK300_1 fall@1.458ns)
  Data Path Delay:        0.793ns  (logic 0.023ns (2.901%)  route 0.770ns (97.099%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.250ns = ( 0.208 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 fall edge)
                                                      1.458     1.458 f  
    AA3                                               0.000     1.458 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     1.864 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.864    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.914 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     2.319    PLL1/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.111     0.208 f  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.566    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.023     0.589 f  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.412     1.001    TDC1_CHD/PINCAPT/CLK300
    SLICE_X106Y109       FDRE                                         f  TDC1_CHD/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 fall edge)
                                                      0.625     0.625 f  
    AA3                                               0.000     0.625 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     1.112 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.112    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.170 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     1.612    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -0.874 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.462    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.045    -0.417 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.510     0.093    TDC1_CHD/PINCAPT/CLK600
    SLICE_X106Y109       FDRE                                         r  TDC1_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.249     0.342    
                         clock uncertainty            0.190     0.532    
    SLICE_X106Y109       FDRE (Hold_fdre_C_D)         0.048     0.580    TDC1_CHD/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (TX_CLK rise@25.000ns - CLK320 rise@21.875ns)
  Data Path Delay:        2.284ns  (logic 0.495ns (21.670%)  route 1.789ns (78.330%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 26.730 - 25.000 ) 
    Source Clock Delay      (SCD):    1.969ns = ( 23.844 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)    21.875    21.875 r  
    AA3                                               0.000    21.875 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    21.875    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881    22.756 r  iMCLK1/O
                         net (fo=1, routed)           0.000    22.756    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089    22.845 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301    23.146    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300    23.446 r  MCLKB1/O
                         net (fo=9, routed)           0.608    24.054    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.729    21.325 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.346    22.671    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    22.751 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       1.093    23.844    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X53Y126        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.216    24.060 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[7]/Q
                         net (fo=3, routed)           1.108    25.168    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_104
    SLICE_X53Y121        LUT4 (Prop_lut4_I2_O)        0.043    25.211 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_16/O
                         net (fo=1, routed)           0.000    25.211    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_16_n_0
    SLICE_X53Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    25.398 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.398    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3_n_0
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    25.447 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.681    26.129    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X53Y122        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.988    26.730    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X53Y122        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/C
                         clock pessimism              0.051    26.781    
                         clock uncertainty           -0.179    26.602    
    SLICE_X53Y122        FDRE (Setup_fdre_C_CE)      -0.097    26.505    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]
  -------------------------------------------------------------------
                         required time                         26.505    
                         arrival time                         -26.129    
  -------------------------------------------------------------------
                         slack                                  0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/event_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/event_counter_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - CLK320 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.118ns (19.750%)  route 0.479ns (80.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout1_buf/O
                         net (fo=15258, routed)       0.537     0.910    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X54Y115        FDRE                                         r  FitGbtPrg/Event_Selector_comp/event_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.118     1.028 r  FitGbtPrg/Event_Selector_comp/event_counter_reg[12]/Q
                         net (fo=7, routed)           0.479     1.507    FitGbtPrg/Event_Selector_comp/event_counter[12]
    SLICE_X58Y115        FDRE                                         r  FitGbtPrg/Event_Selector_comp/event_counter_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.734     1.057    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X58Y115        FDRE                                         r  FitGbtPrg/Event_Selector_comp/event_counter_o_reg[12]/C
                         clock pessimism              0.117     1.174    
                         clock uncertainty            0.179     1.353    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.067     1.420    FitGbtPrg/Event_Selector_comp/event_counter_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  CLK600_2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 TDC2_CHD/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHD/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_2 rise@3.125ns - CLK600_2 rise@1.458ns)
  Data Path Delay:        1.090ns  (logic 0.254ns (23.312%)  route 0.836ns (76.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 1.888 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.783ns = ( -0.324 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     2.317 r  iMCLK2/O
                         net (fo=1, routed)           0.000     2.317    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.406 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     3.152    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.241    -2.089 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.067    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.095    -0.972 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.648    -0.324    TDC2_CHD/PINCAPT/CLK600
    SLICE_X104Y63        FDRE                                         r  TDC2_CHD/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDRE (Prop_fdre_C_Q)         0.254    -0.070 r  TDC2_CHD/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.836     0.765    TDC2_CHD/C_STR
    SLICE_X102Y69        FDRE                                         r  TDC2_CHD/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     3.874 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.874    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.951 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     4.647    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.351     0.296 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.225    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.064     1.289 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.599     1.888    TDC2_CHD/CLK300
    SLICE_X102Y69        FDRE                                         r  TDC2_CHD/C_STR1_reg/C
                         clock pessimism             -0.719     1.169    
                         clock uncertainty           -0.190     0.979    
    SLICE_X102Y69        FDRE (Setup_fdre_C_D)       -0.022     0.957    TDC2_CHD/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TDC2_CHA/PINCAPT/ptime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHA/C_PER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_2 rise@3.125ns - CLK600_2 rise@3.125ns)
  Data Path Delay:        0.546ns  (logic 0.100ns (18.307%)  route 0.446ns (81.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 2.555 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 2.611 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     3.508 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.508    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.558 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.963    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     1.877 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.235    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     2.258 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.353     2.611    TDC2_CHA/PINCAPT/CLK600
    SLICE_X109Y82        FDRE                                         r  TDC2_CHA/PINCAPT/ptime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.100     2.711 r  TDC2_CHA/PINCAPT/ptime_reg[0]/Q
                         net (fo=2, routed)           0.446     3.157    TDC2_CHA/ptime[0]
    SLICE_X93Y76         FDRE                                         r  TDC2_CHA/C_PER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.465     2.555    TDC2_CHA/CLK
    SLICE_X93Y76         FDRE                                         r  TDC2_CHA/C_PER_reg[0]/C
                         clock pessimism              0.244     2.799    
                         clock uncertainty            0.190     2.989    
    SLICE_X93Y76         FDRE (Hold_fdre_C_D)         0.041     3.030    TDC2_CHA/C_PER_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 RSB2_P
                            (input port clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHB/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.072ns  (logic 0.829ns (39.988%)  route 1.244ns (60.012%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    W10                                               0.000     1.800 r  RSB2_P (IN)
                         net (fo=0)                   0.000     1.800    RSB2_P
    W10                  IBUFDS (Prop_ibufds_I_O)     0.829     2.629 r  RSB2_B/O
                         net (fo=7, routed)           1.244     3.872    TDC2_CHB/RSB2
    SLICE_X101Y73        FDRE                                         r  TDC2_CHB/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X101Y73        FDRE (Setup_fdre_C_D)       -0.011     4.989    TDC2_CHB/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  1.117    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 INA2_P
                            (input port)
  Destination:            TDC2_CHA/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.871ns  (logic 0.871ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC8                                               0.000     0.000 r  INA2_P (IN)
                         net (fo=0)                   0.000     0.000    INA2_P
    AC8                  IBUFDS (Prop_ibufds_I_O)     0.871     0.871 r  iN5/O
                         net (fo=1, routed)           0.000     0.871    TDC2_CHA/PINCAPT/pin_in
    ILOGIC_X1Y82         ISERDESE2                                    r  TDC2_CHA/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC2_CHA/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  1.153    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 MCLK2_P
                            (clock source 'MCLK2'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_2/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.858ns  (logic 0.858ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  iMCLK2/O
                         net (fo=1, routed)           0.000     0.858    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2                                    r  PINCAPT_M40_2/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_2/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 PLL2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_2'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHA/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (CLK600_2 fall@3.958ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        1.017ns  (logic 0.045ns (4.425%)  route 0.972ns (95.575%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.517ns = ( 3.442 - 3.958 ) 
    Source Clock Delay      (SCD):    -1.492ns = ( 1.633 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.560     2.650    TDC2_CHA/PINCAPT/CLK
    SLICE_X108Y79        FDRE                                         r  TDC2_CHA/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 fall edge)
                                                      3.958     3.958 f  
    AA9                                               0.000     3.958 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     4.342 f  iMCLK2/O
                         net (fo=1, routed)           0.000     4.342    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     4.392 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     4.797    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     2.711 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     3.069    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     3.092 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.350     3.442    TDC2_CHA/PINCAPT/CLK600
    SLICE_X108Y79        FDRE                                         r  TDC2_CHA/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.244     3.198    
                         clock uncertainty           -0.190     3.008    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)       -0.004     3.004    TDC2_CHA/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          3.004    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 PLL2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_2'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHD/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_2 fall@0.625ns - CLK300_2 fall@1.458ns)
  Data Path Delay:        0.791ns  (logic 0.023ns (2.908%)  route 0.768ns (97.092%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.248ns = ( 0.211 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 fall edge)
                                                      1.458     1.458 f  
    AA9                                               0.000     1.458 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     1.842 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.842    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.892 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.297    PLL2/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.086     0.211 f  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.569    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.023     0.592 f  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.410     1.002    TDC2_CHD/PINCAPT/CLK300
    SLICE_X107Y53        FDRE                                         f  TDC2_CHD/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 fall edge)
                                                      0.625     0.625 f  
    AA9                                               0.000     0.625 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     1.089 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.089    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.147 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     1.589    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.456    -0.867 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.455    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045    -0.410 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.511     0.101    TDC2_CHD/PINCAPT/CLK600
    SLICE_X107Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.244     0.345    
                         clock uncertainty            0.190     0.535    
    SLICE_X107Y53        FDRE (Hold_fdre_C_D)         0.048     0.583    TDC2_CHD/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  CLK600_3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 TDC3_CHB/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHB/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_3 rise@3.125ns - CLK600_3 rise@1.458ns)
  Data Path Delay:        1.062ns  (logic 0.216ns (20.348%)  route 0.846ns (79.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 1.996 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.630ns = ( -0.171 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     2.349 r  iMCLK3/O
                         net (fo=1, routed)           0.000     2.349    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.438 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     3.184    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.116    -1.932 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -0.910    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.095    -0.815 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.644    -0.171    TDC3_CHB/PINCAPT/CLK600
    SLICE_X102Y33        FDRE                                         r  TDC3_CHB/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.216     0.045 r  TDC3_CHB/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.846     0.890    TDC3_CHB/C_STR
    SLICE_X93Y40         FDRE                                         r  TDC3_CHB/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     3.906 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.906    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.983 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     4.679    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.233     0.446 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.375    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.064     1.439 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.557     1.996    TDC3_CHB/CLK
    SLICE_X93Y40         FDRE                                         r  TDC3_CHB/C_STR1_reg/C
                         clock pessimism             -0.712     1.284    
                         clock uncertainty           -0.190     1.094    
    SLICE_X93Y40         FDRE (Setup_fdre_C_D)       -0.022     1.072    TDC3_CHB/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          1.072    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TDC3_CHD/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHD/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_3 rise@3.125ns - CLK600_3 rise@3.125ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.856%)  route 0.460ns (82.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 2.661 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.665 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     3.540 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.540    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.590 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.995    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     1.934 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.292    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.023     2.315 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.350     2.665    TDC3_CHD/PINCAPT/CLK600
    SLICE_X105Y31        FDRE                                         r  TDC3_CHD/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y31        FDRE (Prop_fdre_C_Q)         0.100     2.765 r  TDC3_CHD/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.460     3.225    TDC3_CHD/C_STR
    SLICE_X102Y44        FDRE                                         r  TDC3_CHD/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     3.621 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.621    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.679 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.121    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.426     1.695 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.107    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.045     2.152 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.509     2.661    TDC3_CHD/CLK300
    SLICE_X102Y44        FDRE                                         r  TDC3_CHD/C_STR1_reg/C
                         clock pessimism              0.239     2.900    
                         clock uncertainty            0.190     3.090    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.040     3.130    TDC3_CHD/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        1.138ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 RSA3_P
                            (input port clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHA/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.060ns  (logic 0.854ns (41.479%)  route 1.206ns (58.521%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    AB14                                              0.000     1.800 r  RSA3_P (IN)
                         net (fo=0)                   0.000     1.800    RSA3_P
    AB14                 IBUFDS (Prop_ibufds_I_O)     0.854     2.654 r  RSA3_B/O
                         net (fo=7, routed)           1.206     3.860    TDC3_CHA/RSA3
    SLICE_X97Y47         FDRE                                         r  TDC3_CHA/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y47         FDRE (Setup_fdre_C_D)       -0.002     4.998    TDC3_CHA/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  1.138    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 INA3_P
                            (input port)
  Destination:            TDC3_CHA/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.898ns  (logic 0.898ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF14                                              0.000     0.000 r  INA3_P (IN)
                         net (fo=0)                   0.000     0.000    INA3_P
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.898     0.898 r  iN9/O
                         net (fo=1, routed)           0.000     0.898    TDC3_CHA/PINCAPT/CGE9i
    ILOGIC_X1Y46         ISERDESE2                                    r  TDC3_CHA/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y46         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC3_CHA/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  1.126    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MCLK3_P
                            (clock source 'MCLK3'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_3/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  iMCLK3/O
                         net (fo=1, routed)           0.000     0.890    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2                                    r  PINCAPT_M40_3/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y26         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_3/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  1.134    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 PLL3/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_3'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHD/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_3 fall@3.958ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        1.863ns  (logic 0.095ns (5.100%)  route 1.768ns (94.900%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 2.878 - 3.958 ) 
    Source Clock Delay      (SCD):    -3.391ns = ( -0.266 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     4.015 r  iMCLK3/O
                         net (fo=1, routed)           0.000     4.015    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.104 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.850    PLL3/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.116    -0.266 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.756    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.095     0.851 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.746     1.597    TDC3_CHD/PINCAPT/CLK300
    SLICE_X106Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 fall edge)
                                                      3.958     3.958 f  
    AB16                                              0.000     3.958 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     4.739 f  iMCLK3/O
                         net (fo=1, routed)           0.000     4.739    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     4.816 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     5.512    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.233     1.279 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929     2.208    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.064     2.272 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.606     2.878    TDC3_CHD/PINCAPT/CLK600
    SLICE_X106Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.712     2.167    
                         clock uncertainty           -0.190     1.977    
    SLICE_X106Y13        FDRE (Setup_fdre_C_D)       -0.016     1.961    TDC3_CHD/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          1.961    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 PLL3/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_3'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHB/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_3 fall@0.625ns - CLK300_3 fall@1.458ns)
  Data Path Delay:        0.790ns  (logic 0.023ns (2.911%)  route 0.767ns (97.089%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns = ( 0.162 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.191ns = ( 0.267 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 fall edge)
                                                      1.458     1.458 f  
    AB16                                              0.000     1.458 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     1.873 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.873    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.923 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.328    PLL3/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.061     0.267 f  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.625    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.023     0.648 f  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.409     1.057    TDC3_CHB/PINCAPT/CLK
    SLICE_X107Y7         FDRE                                         f  TDC3_CHB/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 fall edge)
                                                      0.625     0.625 f  
    AB16                                              0.000     0.625 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     1.121 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.121    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.179 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     1.621    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.426    -0.805 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.393    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.045    -0.348 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.510     0.162    TDC3_CHB/PINCAPT/CLK600
    SLICE_X107Y7         FDRE                                         r  TDC3_CHB/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.239     0.401    
                         clock uncertainty            0.190     0.591    
    SLICE_X107Y7         FDRE (Hold_fdre_C_D)         0.048     0.639    TDC3_CHB/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.346ns (21.049%)  route 1.298ns (78.951%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 6.028 - 4.167 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.115     2.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X64Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.254     2.274 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.309     2.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X62Y144        LUT2 (Prop_lut2_I1_O)        0.043     2.626 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.561     3.187    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X54Y144        LUT1 (Prop_lut1_I0_O)        0.049     3.236 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.427     3.664    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X62Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.004     6.028    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X62Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.048     6.076    
                         clock uncertainty           -0.215     5.860    
    SLICE_X62Y144        FDCE (Setup_fdce_C_D)       -0.082     5.778    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.801ns  (logic 0.162ns (20.234%)  route 0.639ns (79.766%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 13.646 - 12.500 ) 
    Source Clock Delay      (SCD):    0.909ns = ( 13.408 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658    13.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    12.076 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.548    13.409    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X63Y144        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y144        FDRE (Prop_fdre_C_Q)         0.107    13.516 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.080    13.595    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X62Y144        LUT2 (Prop_lut2_I0_O)        0.028    13.623 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.312    13.936    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X54Y144        LUT1 (Prop_lut1_I0_O)        0.027    13.963 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.246    14.209    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X62Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370    12.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    12.899 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.746    13.646    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X62Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.039    13.606    
                         clock uncertainty            0.215    13.822    
    SLICE_X62Y144        FDCE (Hold_fdce_C_D)         0.003    13.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.825    
                         arrival time                          14.209    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.178ns  (logic 0.563ns (17.713%)  route 2.615ns (82.287%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 26.908 - 24.999 ) 
    Source Clock Delay      (SCD):    2.069ns = ( 18.735 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    17.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    17.571 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.164    18.735    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X82Y145        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.254    18.989 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[2]/Q
                         net (fo=6, routed)           0.600    19.589    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/Q[2]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.051    19.640 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_57/O
                         net (fo=4, routed)           0.712    20.351    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_57_n_0
    SLICE_X84Y144        LUT6 (Prop_lut6_I1_O)        0.129    20.480 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_84/O
                         net (fo=2, routed)           0.484    20.964    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s4_from_syndromes[1]
    SLICE_X76Y144        LUT4 (Prop_lut4_I1_O)        0.043    21.007 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38/O
                         net (fo=1, routed)           0.463    21.471    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38_n_0
    SLICE_X78Y145        LUT5 (Prop_lut5_I4_O)        0.043    21.514 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7/O
                         net (fo=1, routed)           0.357    21.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7_n_0
    SLICE_X78Y145        LUT6 (Prop_lut6_I5_O)        0.043    21.913 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1/O
                         net (fo=1, routed)           0.000    21.913    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg_0
    SLICE_X78Y145        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.052    26.908    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/RX_FRAMECLK_O
    SLICE_X78Y145        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/C
                         clock pessimism              0.048    26.956    
                         clock uncertainty           -0.215    26.741    
    SLICE_X78Y145        FDRE (Setup_fdre_C_D)        0.064    26.805    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         26.805    
                         arrival time                         -21.913    
  -------------------------------------------------------------------
                         slack                                  4.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.146ns (24.836%)  route 0.442ns (75.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.578     0.939    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X82Y145        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y145        FDCE (Prop_fdce_C_Q)         0.118     1.057 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[10]/Q
                         net (fo=12, routed)          0.442     1.499    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Q[10]
    SLICE_X80Y140        LUT6 (Prop_lut6_I5_O)        0.028     1.527 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.527    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[18]
    SLICE_X80Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.776     1.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X80Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]/C
                         clock pessimism             -0.039     1.137    
                         clock uncertainty            0.215     1.352    
    SLICE_X80Y140        FDCE (Hold_fdce_C_D)         0.060     1.412    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  TDCCLK1

Setup :            0  Failing Endpoints,  Worst Slack        2.023ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 TDC1_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHD/tdc_raw_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.986ns  (logic 0.254ns (25.766%)  route 0.732ns (74.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y104                                     0.000     0.000 r  TDC1_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
    SLICE_X90Y104        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC1_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=5, routed)           0.732     0.986    TDC1_CHD/C_FIFO[2]
    SLICE_X86Y100        FDRE                                         r  TDC1_CHD/tdc_raw_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.009     3.009    TDC1_CHD/tdc_raw_i_reg[9]
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                  2.023    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  TDCCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHC/tdc_raw_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.213ns  (logic 0.254ns (20.932%)  route 0.959ns (79.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74                                      0.000     0.000 r  TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=5, routed)           0.959     1.213    TDC2_CHC/C_FIFO[2]
    SLICE_X86Y73         FDRE                                         r  TDC2_CHC/tdc_raw_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X86Y73         FDRE (Setup_fdre_C_D)        0.009     3.009    TDC2_CHC/tdc_raw_i_reg[9]
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  1.796    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  TDCCLK3

Setup :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHA/tdc_raw_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.966%)  route 0.724ns (74.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49                                      0.000     0.000 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/Q
                         net (fo=7, routed)           0.724     0.978    TDC3_CHA/C_FIFO[1]
    SLICE_X85Y49         FDRE                                         r  TDC3_CHA/tdc_raw_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X85Y49         FDRE (Setup_fdre_C_D)       -0.019     2.981    TDC3_CHA/tdc_raw_i_reg[8]
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  2.003    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HSPI
  To Clock:  HSPI

Setup :            0  Failing Endpoints,  Worst Slack       14.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.216ns  (required time - arrival time)
  Source:                 HSEL
                            (input port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Hs_clr_reg/CLR
                            (recovery check against rising-edge clock HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (HSPI fall@25.000ns - HSPI rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.694ns (29.471%)  route 1.660ns (70.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 26.716 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI rise edge)       0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 r  HSEL (IN)
                         net (fo=0)                   0.000    10.000    HSEL
    G26                  IBUF (Prop_ibuf_I_O)         0.659    10.659 r  iHSEL/O
                         net (fo=25, routed)          0.996    11.655    HSELI
    SLICE_X36Y111        LUT1 (Prop_lut1_I0_O)        0.035    11.690 f  iHMISO_i_1/O
                         net (fo=14, routed)          0.664    12.354    iHMISO_i_1_n_0
    SLICE_X59Y101        FDCE                                         f  Hs_clr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.444    25.444 f  iHSCK/O
                         net (fo=1, routed)           0.704    26.148    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.174 f  HSCKI_BUFG_inst/O
                         net (fo=105, routed)         0.542    26.716    HSCKI_BUFG
    SLICE_X59Y101        FDCE                                         r  Hs_clr_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.716    
                         clock uncertainty           -0.035    26.680    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.110    26.570    Hs_clr_reg
  -------------------------------------------------------------------
                         required time                         26.570    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                 14.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.185ns  (arrival time - required time)
  Source:                 HSEL
                            (input port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            hspi_bit_count_reg[4]/CLR
                            (removal check against rising-edge clock HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -25.000ns  (HSPI fall@25.000ns - HSPI rise@50.000ns)
  Data Path Delay:        3.193ns  (logic 1.349ns (42.263%)  route 1.843ns (57.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 29.083 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI rise edge)      50.000    50.000 r  
                         input delay                  5.000    55.000    
    G26                                               0.000    55.000 r  HSEL (IN)
                         net (fo=0)                   0.000    55.000    HSEL
    G26                  IBUF (Prop_ibuf_I_O)         1.313    56.313 r  iHSEL/O
                         net (fo=25, routed)          1.171    57.484    HSELI
    SLICE_X36Y111        LUT1 (Prop_lut1_I0_O)        0.036    57.520 f  iHMISO_i_1/O
                         net (fo=14, routed)          0.672    58.193    iHMISO_i_1_n_0
    SLICE_X56Y103        FDCE                                         f  hspi_bit_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         1.420    26.420 f  iHSCK/O
                         net (fo=1, routed)           1.476    27.896    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.976 f  HSCKI_BUFG_inst/O
                         net (fo=105, routed)         1.107    29.083    HSCKI_BUFG
    SLICE_X56Y103        FDCE                                         r  hspi_bit_count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    29.083    
                         clock uncertainty            0.035    29.118    
    SLICE_X56Y103        FDCE (Remov_fdce_C_CLR)     -0.110    29.008    hspi_bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                        -29.008    
                         arrival time                          58.193    
  -------------------------------------------------------------------
                         slack                                 29.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.309ns  (logic 0.266ns (20.327%)  route 1.043ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 26.907 - 24.999 ) 
    Source Clock Delay      (SCD):    2.014ns = ( 22.847 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    21.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    21.738 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.109    22.847    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X59Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDCE (Prop_fdce_C_Q)         0.223    23.069 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.322    23.392    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X65Y143        LUT2 (Prop_lut2_I1_O)        0.043    23.435 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.721    24.155    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X79Y142        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.051    26.907    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X79Y142        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/C
                         clock pessimism              0.048    26.955    
                         clock uncertainty           -0.215    26.740    
    SLICE_X79Y142        FDCE (Recov_fdce_C_CLR)     -0.206    26.534    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]
  -------------------------------------------------------------------
                         required time                         26.534    
                         arrival time                         -24.155    
  -------------------------------------------------------------------
                         slack                                  2.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.454ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.686ns  (logic 0.135ns (19.685%)  route 0.551ns (80.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.904ns = ( 5.070 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     4.502    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     4.528 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.543     5.071    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X59Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDCE (Prop_fdce_C_Q)         0.107     5.178 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.197     5.375    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X65Y143        LUT2 (Prop_lut2_I1_O)        0.028     5.403 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.354     5.756    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X78Y143        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.776     1.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X78Y143        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]/C
                         clock pessimism             -0.039     1.137    
                         clock uncertainty            0.215     1.352    
    SLICE_X78Y143        FDCE (Remov_fdce_C_CLR)     -0.050     1.302    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_onehot_statusLatOpt_gen.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  4.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[25]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.076ns  (logic 0.223ns (20.718%)  route 0.853ns (79.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 10.189 - 8.333 ) 
    Source Clock Delay      (SCD):    2.014ns = ( 6.181 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.109     6.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X59Y144        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDPE (Prop_fdpe_C_Q)         0.223     6.404 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          0.853     7.257    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X56Y147        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.999    10.189    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X56Y147        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[25]/C
                         clock pessimism              0.135    10.324    
                         clock uncertainty           -0.035    10.289    
    SLICE_X56Y147        FDCE (Recov_fdce_C_CLR)     -0.206    10.083    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.171ns (48.556%)  route 0.181ns (51.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.583     0.944    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X88Y147        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDCE (Prop_fdce_C_Q)         0.107     1.051 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.052     1.103    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X88Y147        LUT2 (Prop_lut2_I1_O)        0.064     1.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.129     1.296    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X88Y145        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.781     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X88Y145        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]/C
                         clock pessimism             -0.224     0.957    
    SLICE_X88Y145        FDCE (Remov_fdce_C_CLR)     -0.050     0.907    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       39.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       54.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.190ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_rd_reg/CLR
                            (recovery check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        2.470ns  (logic 0.665ns (26.919%)  route 1.805ns (73.081%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 101.774 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    E26                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         0.665    60.665 f  iCS/O
                         net (fo=15, routed)          1.805    62.470    T
    SLICE_X62Y87         FDCE                                         f  cnt_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
    F22                                               0.000   100.000 r  SCK (IN)
                         net (fo=0)                   0.000   100.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.449   100.449 r  iSCK/O
                         net (fo=1, routed)           0.704   101.153    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.179 r  SCKI_BUFG_inst/O
                         net (fo=98, routed)          0.595   101.774    SCKI_BUFG
    SLICE_X62Y87         FDCE                                         r  cnt_rd_reg/C
                         clock pessimism              0.000   101.774    
                         clock uncertainty           -0.035   101.739    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.079   101.660    cnt_rd_reg
  -------------------------------------------------------------------
                         required time                        101.660    
                         arrival time                         -62.470    
  -------------------------------------------------------------------
                         slack                                 39.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.022ns  (arrival time - required time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[1]/CLR
                            (removal check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (SPI rise@0.000ns - SPI fall@50.000ns)
  Data Path Delay:        3.177ns  (logic 1.319ns (41.534%)  route 1.857ns (58.466%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    E26                                               0.000    55.000 f  CS (IN)
                         net (fo=0)                   0.000    55.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         1.319    56.319 f  iCS/O
                         net (fo=15, routed)          1.857    58.177    T
    SLICE_X56Y87         FDCE                                         f  spi_bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  iSCK/O
                         net (fo=1, routed)           1.476     2.901    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.981 r  SCKI_BUFG_inst/O
                         net (fo=98, routed)          1.255     4.236    SCKI_BUFG
    SLICE_X56Y87         FDCE                                         r  spi_bit_count_reg[1]/C
                         clock pessimism              0.000     4.236    
                         clock uncertainty            0.035     4.272    
    SLICE_X56Y87         FDCE (Remov_fdce_C_CLR)     -0.117     4.155    spi_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.155    
                         arrival time                          58.177    
  -------------------------------------------------------------------
                         slack                                 54.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TX_CLK
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       22.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.739ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[19]/CLR
                            (recovery check against rising-edge clock TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_CLK rise@25.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.254ns (12.968%)  route 1.705ns (87.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 26.796 - 25.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        1.158     2.034    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X82Y112        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.254     2.288 f  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/Q
                         net (fo=37, routed)          1.705     3.993    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/RESET
    SLICE_X97Y140        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        1.054    26.796    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X97Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[19]/C
                         clock pessimism              0.201    26.997    
                         clock uncertainty           -0.059    26.938    
    SLICE_X97Y140        FDCE (Recov_fdce_C_CLR)     -0.206    26.732    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         26.732    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                 22.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]/CLR
                            (removal check against rising-edge clock TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.207%)  route 0.201ns (66.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.578     0.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X91Y139        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y139        FDPE (Prop_fdpe_C_Q)         0.100     1.051 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.201     1.252    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/feedbackRegister_reg[0]
    SLICE_X91Y138        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3312, routed)        0.778     1.101    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TXDataClk
    SLICE_X91Y138        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]/C
                         clock pessimism             -0.136     0.965    
    SLICE_X91Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.896    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.910ns (50.545%)  route 0.890ns (49.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 10.239 - 8.333 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.324     2.229    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.867     3.096 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.682     3.777    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X101Y150       LUT1 (Prop_lut1_I0_O)        0.043     3.820 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.208     4.029    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X101Y150       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.049    10.239    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X101Y150       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.146    10.385    
                         clock uncertainty           -0.035    10.350    
    SLICE_X101Y150       FDCE (Recov_fdce_C_CLR)     -0.206    10.144    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  6.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.557ns (55.183%)  route 0.452ns (44.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.718     1.079    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.608 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.353     1.960    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X101Y150       LUT1 (Prop_lut1_I0_O)        0.028     1.988 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.099     2.088    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X101Y150       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.769     1.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X101Y150       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.229     0.940    
    SLICE_X101Y150       FDCE (Remov_fdce_C_CLR)     -0.069     0.871    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  1.217    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.694ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 BC_JUMP1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.306ns  (logic 3.498ns (47.878%)  route 3.808ns (52.122%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100                                     0.000     0.000 r  BC_JUMP1_reg/C
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  BC_JUMP1_reg/Q
                         net (fo=3, routed)           1.129     1.345    BC_JUMP1
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.043     1.388 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.394     1.782    IRQI0
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.043     1.825 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.285     4.110    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.306 r  IRQ1/O
                         net (fo=0)                   0.000     7.306    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.694    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 BC_JUMP2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.141ns  (logic 3.536ns (49.514%)  route 3.605ns (50.486%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81                                      0.000     0.000 r  BC_JUMP2_reg/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  BC_JUMP2_reg/Q
                         net (fo=3, routed)           0.926     1.180    BC_JUMP2
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.043     1.223 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.394     1.617    IRQI0
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.043     1.660 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.285     3.945    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.141 r  IRQ1/O
                         net (fo=0)                   0.000     7.141    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  7.859    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_3
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.070ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 BC_JUMP3_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.930ns  (logic 3.498ns (44.111%)  route 4.432ns (55.889%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49                                      0.000     0.000 r  BC_JUMP3_reg/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  BC_JUMP3_reg/Q
                         net (fo=3, routed)           1.752     1.968    BC_JUMP3
    SLICE_X46Y83         LUT6 (Prop_lut6_I2_O)        0.043     2.011 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.394     2.406    IRQI0
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.449 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.285     4.734    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.930 r  IRQ1/O
                         net (fo=0)                   0.000     7.930    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  7.070    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 tao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            AT0_N
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.800ns  (MaxDelay Path 1.800ns)
  Data Path Delay:        1.586ns  (logic 1.586ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66                                      0.000     0.000 r  tao_reg[0]/C
    OLOGIC_X1Y66         FDRE (Prop_fdre_C_Q)         0.347     0.347 r  tao_reg[0]/Q
                         net (fo=1, routed)           0.000     0.347    tao[0]
    AC13                 OBUFDS (Prop_obufds_I_OB)    1.239     1.586 r  iAT0/OB
                         net (fo=0)                   0.000     1.586    AT0_N
    AD13                                                              r  AT0_N (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    1.800     1.800    
                         output delay                -0.000     1.800    
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.042ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED3
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.958ns  (logic 3.525ns (44.295%)  route 4.433ns (55.705%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139                                     0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
    SLICE_X77Y139        FDRE (Prop_fdre_C_Q)         0.216     0.216 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/Q
                         net (fo=18, routed)          2.748     2.964    readout_status[GBT_status][gbtRx_Ready]
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.048     3.012 r  ILED3_i_1/O
                         net (fo=1, routed)           1.685     4.697    ILED3_i_1_n_0
    J24                  OBUF (Prop_obuf_I_O)         3.261     7.958 r  ILED3/O
                         net (fo=0)                   0.000     7.958    LED3
    J24                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  7.042    





