# Elevator_LogicCircuits
LogicCircuit's Project of AUT's Computer Engineering Department - Fall 2018 . Implemented By Verilog HDL.

Project implemented in 2 phases: 
1. Security
2. Movement

# Code Contributors
- [Mehrad Shahmohammadi](https://github.com/MehradShm)
- [Yashar Jahanshahloo]()
