m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world
vhello_world
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1762406040
!i10b 1
!s100 34>9Kj^15jh5_<E^=SED_3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHLW=o^[^kihd3[cd65EbT0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1762405939
8E:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world.sv
FE:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world.sv
!i122 0
L0 3 5
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1762406040.000000
!s107 E:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world.sv|
!s90 -reportprogress|300|-work|work|E:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world.sv|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vhello_world_tb
R1
R2
!i10b 1
!s100 i5C7z]^]LSa@meFhN2=]]1
R3
I?0HQeVClRa]OGSN7jLLeG0
R4
S1
R0
w1762405946
8E:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world_tb.sv
FE:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world_tb.sv
!i122 1
L0 3 12
R5
r1
!s85 0
31
R6
!s107 E:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world_tb.sv|
!s90 -reportprogress|300|-work|work|E:/systemverilog_fundamentals/digital_design_with_systemverilog_hdl/hello_world/hello_world_tb.sv|
!i113 1
R7
R8
