#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 22 07:12:12 2021
# Process ID: 108667
# Current directory: /home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.runs/synth_1
# Command line: vivado -log ALU_full.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_full.tcl
# Log file: /home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.runs/synth_1/ALU_full.vds
# Journal file: /home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ALU_full.tcl -notrace
Command: synth_design -top ALU_full -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 108697
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2305.125 ; gain = 0.000 ; free physical = 4518 ; free virtual = 25906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_full' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ALU_full.vhd:61]
INFO: [Synth 8-638] synthesizing module 'registry' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/registry.vhd:59]
INFO: [Synth 8-638] synthesizing module 'fallingEdgeRegister' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/fallingEdgeRegister.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fallingEdgeRegister' (1#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/fallingEdgeRegister.vhd:41]
INFO: [Synth 8-638] synthesizing module 'MUX8to1' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/MUX8to1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'MUX4to1' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/MUX4to1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'circuitNOT' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitNOT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'circuitNOT' (2#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitNOT.vhd:39]
INFO: [Synth 8-638] synthesizing module 'circuitAND3' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitAND3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'circuitAND3' (3#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitAND3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'circuitOR4' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitOR4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'circuitOR4' (4#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitOR4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MUX4to1' (5#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/MUX4to1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'MUX2to1' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/2to1MUX.vhd:41]
INFO: [Synth 8-638] synthesizing module 'circuitNAND2' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitNAND.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'circuitNAND2' (6#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitNAND.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MUX2to1' (7#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/2to1MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX8to1' (8#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/MUX8to1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'risingEdgeRegister' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/risingEdgeRegister.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'risingEdgeRegister' (9#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/risingEdgeRegister.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Decoder3to8' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/Decoder3to8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'circuitAND4' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitAND4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'circuitAND4' (10#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitAND4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Decoder3to8' (11#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/Decoder3to8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'registry' (12#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/registry.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ArithmeticLogicUnit' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ArithmeticLogicUnit.vhd:47]
INFO: [Synth 8-638] synthesizing module 'circuitOR3' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitOR3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'circuitOR3' (13#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitOR3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'operandBinverter' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/operandBmux.vhd:40]
INFO: [Synth 8-638] synthesizing module 'circuitXOR2' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitXOR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'circuitXOR2' (14#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitXOR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'operandBinverter' (15#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/operandBmux.vhd:40]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/arithmeticOperator.vhd:43]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/fullAdder.vhd:42]
INFO: [Synth 8-638] synthesizing module 'halfAdder' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/halfAdder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'circuitAND2' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitAND.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'circuitAND2' (16#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitAND.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'halfAdder' (17#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/halfAdder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'circuitOR2' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitOR2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'circuitOR2' (18#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/circuitOR2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (19#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/fullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'adder' (20#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/arithmeticOperator.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ANDunit' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ANDunit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ANDunit' (21#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ANDunit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ORunit' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ORunit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ORunit' (22#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ORunit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'XORunit' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/XORunit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'XORunit' (23#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/XORunit.vhd:42]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/BarrelShifter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'circuitOR32' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/imports/new/circuitOR32.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'circuitOR32' (24#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/imports/new/circuitOR32.vhd:40]
INFO: [Synth 8-638] synthesizing module 'BarrelMUX' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/BarrelMUX.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'BarrelMUX' (25#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/BarrelMUX.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter' (26#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/BarrelShifter.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX16to1' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/MUX16to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MUX16to1' (27#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/MUX16to1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'NZcalculator' [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/StatusFlags.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NZcalculator' (28#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/StatusFlags.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticLogicUnit' (29#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ArithmeticLogicUnit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU_full' (30#1) [/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.srcs/sources_1/new/ALU_full.vhd:61]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.125 ; gain = 0.000 ; free physical = 5304 ; free virtual = 26692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.125 ; gain = 0.000 ; free physical = 5301 ; free virtual = 26689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5300 ; free virtual = 26688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5231 ; free virtual = 26620
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 129   
+---Registers : 
	               32 Bit    Registers := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5020 ; free virtual = 26411
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5020 ; free virtual = 26411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5024 ; free virtual = 26417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    37|
|3     |LUT3  |   101|
|4     |LUT4  |    45|
|5     |LUT5  |   164|
|6     |LUT6  |   441|
|7     |MUXF7 |    32|
|8     |FDRE  |   342|
|9     |IBUF  |    49|
|10    |OBUF  |   384|
+------+------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      |  1596|
|2     |  ArithmeticLogicUnit   |ArithmeticLogicUnit   |   697|
|3     |    RegisterA           |risingEdgeRegister_8  |   107|
|4     |    RegisterB           |risingEdgeRegister_9  |    99|
|5     |    RegisterOP          |risingEdgeRegister_10 |   419|
|6     |    barrelshifter       |BarrelShifter         |     6|
|7     |      shift_highest_bit |circuitOR32           |     6|
|8     |  registry              |registry              |   465|
|9     |    bufferWriteRegister |risingEdgeRegister    |    13|
|10    |    \registers[0].c_i   |fallingEdgeRegister   |    32|
|11    |    \registers[1].c_i   |fallingEdgeRegister_0 |    32|
|12    |    \registers[2].c_i   |fallingEdgeRegister_1 |    32|
|13    |    \registers[3].c_i   |fallingEdgeRegister_2 |   128|
|14    |    \registers[4].c_i   |fallingEdgeRegister_3 |    32|
|15    |    \registers[5].c_i   |fallingEdgeRegister_4 |    32|
|16    |    \registers[6].c_i   |fallingEdgeRegister_5 |    32|
|17    |    \registers[7].c_i   |fallingEdgeRegister_6 |   128|
|18    |    statusRegister      |fallingEdgeRegister_7 |     4|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5012 ; free virtual = 26421
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.055 ; gain = 7.930 ; free physical = 5014 ; free virtual = 26423
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2313.062 ; gain = 7.930 ; free physical = 5014 ; free virtual = 26423
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 5100 ; free virtual = 26508
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.082 ; gain = 0.000 ; free physical = 5055 ; free virtual = 26447
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2369.082 ; gain = 64.031 ; free physical = 5202 ; free virtual = 26594
INFO: [Common 17-1381] The checkpoint '/home/marosevic/Documents/projekt_R_ALU_full/projekt_R_ALU.runs/synth_1/ALU_full.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_full_utilization_synth.rpt -pb ALU_full_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 22 07:12:45 2021...
