# ğŸ”¬ 01_Semiconductor | Article Index

---

## ğŸ“˜ Device Physics & Structures (up to Post-CFET)

This section organizes MOS device structures from the viewpoint of  
**short-channel effects, electrostatic control, and scaling constraints**.  
The focus is on **why structural changes became necessary**, not on generational comparisons.

- [01. Planar SCE Problem â€” Short-Channel Effects in Planar MOSFETs](./01_planar_sce_problem.md)
- [02. FinFET Structure â€” FinFET Architecture and Electrical Characteristics](./02_finfet_structure.md)
- [03. Weff Concept â€” Effective Channel Width (Weff)](./03_weff_concept.md)
- [04. GAA Structure â€” Gate-All-Around (GAA) Devices](./04_gaa_structure.md)
- [05. CFET Challenge â€” Technical Challenges of CFET](./05_cfet_challenge.md)
- [06. Post-CFET â€” The Essence of the Post-CFET Era (Beyond Devices)](./06_post_cfet.md)

---

## ğŸ›  Design Methodology & Abstraction

This section addresses **how physical constraints are handled across design layers**.  
It clarifies the roles and assumptions of device-, circuit-, and system-level abstraction.

- [07. SystemDK â€” A Design World Where SystemDK Is a Prerequisite](./07_systemdk.md)

---

## ğŸ›  Design, Modeling, and EDA

In this section,  
we organize the **models, parameters, and EDA assumptions** used in semiconductor design.  
The **scope represented by each model** and the **scope not represented** are clearly defined.

- [08. SemiDevKit DevKit Concept for Semiconductor Design](./08_semidevkit.md)
  - [08-01. SemiDevKit Overview](./08-01_semidevkit_overview.md)
  - [08-02. TCAD (Poisson / Driftâ€“Diffusion)](./08-02_tcad_poisson_drift_diffusion.md)
  - [08-03. Fundamentals of the BSIM4 Compact Model](./08-03_bsim4_compact_model_basics.md)
  - [08-04. BSIM4 Model Generation Using Paramus](./08-04_paramus_bsim4_model_generation.md)
  - [08-05. BSIM4 DC Analysis (Vâ€“I)](./08-05_bsim4_dc_vi_analysis.md)
  - [08-06. BSIM4 AC / CV Analysis](./08-06_bsim4_ac_cv_analysis.md)
  - [08-07. MOSFET Scaling and Short-Channel Effects](./08-07_mosfet_scaling_short_channel.md)
  - [08-08. Fundamentals of NBTI Reliability](./08-08_nbti_reliability_basics.md)
  - [08-09. Fundamentals of HCI Reliability](./08-09_hci_reliability_basics.md)

---

## ğŸ” OpenLane / RTL â†’ GDS Flow

- [00. OpenLane Overview / Beginner-friendly Â· One Article to See the Whole Picture](./00_openlane_overview.md)

This section describes a **practical RTL-to-GDS flow using open-source EDA tools**.  
Automated steps and steps requiring explicit design decisions are treated separately.

- [09. OpenLane Minimal Flow â€” Pre-Declared Minimal RTL â†’ GDS Flow](./09_openlane_minimal_rtl_predeclared_flow.md)
- [10. OpenLane Control ASIC â€” RTL-to-GDS Design of a Control ASIC](./10_openlane-control-asic-rtl-to-gds.md)
- [11. OpenLane2 SRAM Hard Macro â€” Integrating SRAM Hard Macros with OpenLane2](./11_openlane2_sram_hard_macro.md)
- [12. OpenLane1 Setup â€” OpenLane v1 Environment Setup](./12_openlane1_setup.md)
- [13. OpenLane2 Setup â€” OpenLane v2 Environment Setup](./13_openlane2_setup.md)
- [14. OpenLane PDK â€” PDK Structure and Compatibility with OpenLane](./14_openlane_pdk.md)

### ğŸ§  OpenLane: Design Philosophy, Reality, and Operations (Phase 1â€“3 + Appendix)

This section focuses on the **conceptual foundation required to use the above flow without breaking it**.  
It organizes the causal relationship between **Environment â†’ Physical Design â†’ Timing â†’ Operations**.

- [23. OpenLane Is 90% About the Environment / Environment Survival](./23_openlane_environment_survival.md)
- [24. Automation Is Not Magic / Physical Design Reality](./24_openlane_physical_design_reality.md)
- [25. Does STA Lie? / Integration & Timing Truth](./25_openlane_timing_truth.md)
- [26. How to Use OpenLane Without Breaking It / Operational Rules & Appendix](./26_openlane_operational_rules.md)

---

## ğŸ§± Legacy Technology | Failure and Engineering Decisions

This section records **actual product cases** from the late 1990s to early 2000s, focusing on:

- Observed failure phenomena  
- Corresponding physical mechanisms  
- Limits of yield recovery  
- Decisions to continue or terminate development  

The purpose is **documentation**, not reuse in current manufacturing.

- [15. What Is Legacy Technology? â€” Failures from the Era Ruled by Physics](./15_legacy_intro.md)
- [16. Pause Refresh Anomalies in 0.25 Âµm DRAM â€” Observed Phenomena](./16_legacy_dram_1.md)
- [17. Physical Origin of Pause Refresh Failures in 0.25 Âµm DRAM](./17_legacy_dram_2.md)
- [18. What Was PSRAM Intended to Achieve? â€” The Premise of Reusing DRAM](./18_legacy_psram_1.md)
- [19. What Happened to PSRAM, and Why Did It End? â€” Pause Ã— Disturb](./19_legacy_psram_2.md)

---

## ğŸ§ª Test, Quality, and Failure Analysis

This section covers mass-production quality control, including  
**process monitoring, product screening, and root-cause investigation**.  
The entire quality loop is organized along the flow: ETEST â†’ WAT â†’ FA.

- [20. What Is ETEST? â€” An Evaluation Process for Quantitative Monitoring of Process Variations](./20_etest_process_monitoring.md)
- [21. Why Is Wafer Testing the â€œLast Line of Defenseâ€? â€” A Screening Process for Defective Dies](./21_wafer_test_quality_gate.md)
- [22. What Does Failure Analysis (FA) Decide? â€” Determining Corrective Targets](./22_failure_analysis_root_cause.md)

---

## ğŸ” How to Read This Series

- **ğŸ“˜ Device physics and design assumptions**  
  â†’ 01 â†’ 06 â†’ 07 â†’ 08  
  (From the physical background of Planar / FinFET / GAA / CFET  
  to design assumptions established by SystemDK and SemiDevKit)

- **ğŸ›  EDA and implementation flow**  
  â†’ 08-01 â†’ 08-03 â†’ 08-05 â†’ 00 â†’ 12 â†’ 09 â†’ 10 â†’ 11 â†’ 13 â†’ 14  
  (Following the RTL-to-GDS flow based on modeling and Vâ€“I assumptions)

- **ğŸ§± Product failures and engineering decisions**  
  â†’ 15 â†’ 16 â†’ 17 â†’ 18 â†’ 19  
  (Fact-based records of observed failures and decision-making in legacy technologies)

- **ğŸ§ª Quality control and decision flow in mass production**  
  â†’ 20 â†’ 21 â†’ 22  
  (Process monitoring with ETEST, screening by wafer testing,  
  and root-cause determination and corrective decisions through FA)

- **ğŸ§  If You Want to Use OpenLane Without Breaking It (Design Philosophy, Reality, and Operations)**  
  â†’ 23 â†’ 24 â†’ 25 â†’ 26  
  (Environment setup â†’ Limits of physical design â†’ Timing truth â†’ Operations and reproducibility)

---

## ğŸ¯ Scope of This Series

- Semiconductor device physics  
- Design methodology and abstraction  
- EDA flows  
- Product-level failures and decisions (Legacy)

The following are out of scope:

- Detailed conditions of current mass-production processes  
- Reproducible manufacturing recipes  
- Company-specific confidential information  

---

## ğŸ”š Closing

This index serves as an **entry point for cross-referencing semiconductor technology**  
from multiple perspectives: physics, design methodology, tools, and real products.
