--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35668 paths analyzed, 1148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.505ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_44 (SLICE_X15Y20.A1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.337 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y21.B3      net (fanout=18)       1.302   inst_wd<4>
    SLICE_X14Y21.B       Tilo                  0.203   seq_tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y4.B12       net (fanout=5)        1.217   seq_tx_data<12>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y20.A1      net (fanout=4)        1.642   seq_/alu_/mult_data<12>
    SLICE_X15Y20.CLK     Tas                   0.322   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (4.280ns logic, 4.161ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.337 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X15Y21.B4      net (fanout=18)       1.264   inst_wd<4>
    SLICE_X15Y21.B       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.970   seq_tx_data<15>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y20.A1      net (fanout=4)        1.642   seq_/alu_/mult_data<12>
    SLICE_X15Y20.CLK     Tas                   0.322   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      8.212ns (4.336ns logic, 3.876ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.337 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y21.D2      net (fanout=18)       1.399   inst_wd<4>
    SLICE_X14Y21.D       Tilo                  0.203   seq_tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.878   seq_tx_data<13>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y20.A1      net (fanout=4)        1.642   seq_/alu_/mult_data<12>
    SLICE_X15Y20.CLK     Tas                   0.322   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT41
                                                       seq_/rf_/rf_3_44
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (4.280ns logic, 3.919ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_9 (SLICE_X15Y18.B1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.340 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y21.B3      net (fanout=18)       1.302   inst_wd<4>
    SLICE_X14Y21.B       Tilo                  0.203   seq_tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y4.B12       net (fanout=5)        1.217   seq_tx_data<12>
    DSP48_X0Y4.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y18.B1      net (fanout=4)        1.441   seq_/alu_/mult_data<9>
    SLICE_X15Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT161
                                                       seq_/rf_/rf_3_9
    -------------------------------------------------  ---------------------------
    Total                                      8.240ns (4.280ns logic, 3.960ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.340 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X15Y21.B4      net (fanout=18)       1.264   inst_wd<4>
    SLICE_X15Y21.B       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.970   seq_tx_data<15>
    DSP48_X0Y4.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y18.B1      net (fanout=4)        1.441   seq_/alu_/mult_data<9>
    SLICE_X15Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT161
                                                       seq_/rf_/rf_3_9
    -------------------------------------------------  ---------------------------
    Total                                      8.011ns (4.336ns logic, 3.675ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.340 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y21.D2      net (fanout=18)       1.399   inst_wd<4>
    SLICE_X14Y21.D       Tilo                  0.203   seq_tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.878   seq_tx_data<13>
    DSP48_X0Y4.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y18.B1      net (fanout=4)        1.441   seq_/alu_/mult_data<9>
    SLICE_X15Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<11>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT161
                                                       seq_/rf_/rf_3_9
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (4.280ns logic, 3.718ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_28 (SLICE_X16Y21.A5), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.328 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y21.B3      net (fanout=18)       1.302   inst_wd<4>
    SLICE_X14Y21.B       Tilo                  0.203   seq_tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y4.B12       net (fanout=5)        1.217   seq_tx_data<12>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y21.A5      net (fanout=4)        1.366   seq_/alu_/mult_data<12>
    SLICE_X16Y21.CLK     Tas                   0.341   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT41
                                                       seq_/rf_/rf_3_28
    -------------------------------------------------  ---------------------------
    Total                                      8.184ns (4.299ns logic, 3.885ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.328 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X15Y21.B4      net (fanout=18)       1.264   inst_wd<4>
    SLICE_X15Y21.B       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.970   seq_tx_data<15>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y21.A5      net (fanout=4)        1.366   seq_/alu_/mult_data<12>
    SLICE_X16Y21.CLK     Tas                   0.341   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT41
                                                       seq_/rf_/rf_3_28
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (4.355ns logic, 3.600ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.328 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y21.D2      net (fanout=18)       1.399   inst_wd<4>
    SLICE_X14Y21.D       Tilo                  0.203   seq_tx_data<13>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.878   seq_tx_data<13>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y21.A5      net (fanout=4)        1.366   seq_/alu_/mult_data<12>
    SLICE_X16Y21.CLK     Tas                   0.341   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT41
                                                       seq_/rf_/rf_3_28
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (4.299ns logic, 3.643ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_24 (SLICE_X12Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.200   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X12Y18.A6      net (fanout=3)        0.022   seq_/rf_/rf_3<24>
    SLICE_X12Y18.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT151
                                                       seq_/rf_/rf_3_24
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_10 (SLICE_X20Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_10 (FF)
  Destination:          uart_top_/tx_data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_10 to uart_top_/tx_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.200   uart_top_/tx_data<10>
                                                       uart_top_/tx_data_10
    SLICE_X20Y25.D6      net (fanout=2)        0.022   uart_top_/tx_data<10>
    SLICE_X20Y25.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<10>
                                                       uart_top_/state[3]_tx_data[15]_select_14_OUT<10>
                                                       uart_top_/tx_data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_4 (SLICE_X12Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_4 (FF)
  Destination:          seq_/rf_/rf_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_4 to seq_/rf_/rf_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.200   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_4
    SLICE_X12Y14.A6      net (fanout=3)        0.026   seq_/rf_/rf_3<4>
    SLICE_X12Y14.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<7>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT111
                                                       seq_/rf_/rf_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.505|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35668 paths, 0 nets, and 1562 connections

Design statistics:
   Minimum period:   8.505ns{1}   (Maximum frequency: 117.578MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 05 14:52:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



