Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Apr 21 19:46:27 2022
| Host         : vl-tp-br-002 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.216ns  (logic 0.456ns (37.510%)  route 0.760ns (62.490%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.760   108.341    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.095   108.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.958    
                         arrival time                        -108.341    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.216ns  (logic 0.456ns (37.510%)  route 0.760ns (62.490%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.760   108.341    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.095   108.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.958    
                         arrival time                        -108.341    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.335%)  route 0.674ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.123ns = ( 107.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.863   107.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419   107.542 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.674   108.216    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.218   108.836    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        108.836    
                         arrival time                        -108.216    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.335%)  route 0.674ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.123ns = ( 107.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.863   107.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419   107.542 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.674   108.216    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X110Y61        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.218   108.836    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        108.836    
                         arrival time                        -108.216    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.121%)  route 0.601ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.601   108.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.092   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.121%)  route 0.601ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.601   108.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.092   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.112ns  (logic 0.456ns (41.012%)  route 0.656ns (58.988%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.656   108.236    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X108Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X108Y57        FDCE (Setup_fdce_C_D)       -0.013   109.040    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        109.040    
                         arrival time                        -108.236    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.112ns  (logic 0.456ns (41.012%)  route 0.656ns (58.988%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.656   108.236    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X108Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X108Y57        FDCE (Setup_fdce_C_D)       -0.013   109.040    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        109.040    
                         arrival time                        -108.236    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.134%)  route 0.626ns (57.866%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.644 - 111.111 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDCE (Prop_fdce_C_Q)         0.456   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.626   108.204    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X108Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.678   109.644    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.644    
                         clock uncertainty           -0.595   109.049    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.028   109.021    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        109.021    
                         arrival time                        -108.204    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.134%)  route 0.626ns (57.866%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.644 - 111.111 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDCE (Prop_fdce_C_Q)         0.456   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.626   108.204    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X108Y63        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.678   109.644    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.644    
                         clock uncertainty           -0.595   109.049    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.028   109.021    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        109.021    
                         arrival time                        -108.204    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.492   108.072    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.095   108.957    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.957    
                         arrival time                        -108.072    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.492   108.072    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X106Y60        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.095   108.957    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.957    
                         arrival time                        -108.072    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.936ns  (logic 0.456ns (48.699%)  route 0.480ns (51.301%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.123ns = ( 107.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.863   107.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456   107.579 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.480   108.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X111Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)       -0.081   108.972    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.972    
                         arrival time                        -108.060    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.936ns  (logic 0.456ns (48.699%)  route 0.480ns (51.301%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.123ns = ( 107.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.863   107.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.456   107.579 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.480   108.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X111Y62        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)       -0.081   108.972    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.972    
                         arrival time                        -108.060    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.780ns  (logic 0.419ns (53.710%)  route 0.361ns (46.290%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.419   107.543 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.361   107.905    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X113Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X113Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X113Y63        FDCE (Setup_fdce_C_D)       -0.219   108.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        108.833    
                         arrival time                        -107.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.780ns  (logic 0.419ns (53.710%)  route 0.361ns (46.290%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.419   107.543 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.361   107.905    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X113Y63        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X113Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X113Y63        FDCE (Setup_fdce_C_D)       -0.219   108.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        108.833    
                         arrival time                        -107.905    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.349%)  route 0.450ns (49.652%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.450   108.031    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.092   108.962    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.962    
                         arrival time                        -108.031    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.349%)  route 0.450ns (49.652%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.450   108.031    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X110Y61        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.092   108.962    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.962    
                         arrival time                        -108.031    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.686%)  route 0.444ns (49.314%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.444   108.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.093   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.686%)  route 0.444ns (49.314%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.444   108.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.093   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.522%)  route 0.336ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.336   107.880    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.237   108.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        108.816    
                         arrival time                        -107.880    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.522%)  route 0.336ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.336   107.880    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.237   108.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        108.816    
                         arrival time                        -107.880    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.437   108.019    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.092   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -108.019    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.437   108.019    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X109Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.092   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -108.019    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.717ns  (logic 0.419ns (58.443%)  route 0.298ns (41.557%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.419   107.543 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.298   107.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.267   108.785    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        108.785    
                         arrival time                        -107.841    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.717ns  (logic 0.419ns (58.443%)  route 0.298ns (41.557%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.419   107.543 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.298   107.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X106Y60        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.267   108.785    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        108.785    
                         arrival time                        -107.841    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.162%)  route 0.435ns (48.838%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.435   108.016    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.093   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.162%)  route 0.435ns (48.838%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.435   108.016    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X109Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.093   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.889ns  (logic 0.456ns (51.278%)  route 0.433ns (48.722%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.433   108.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.093   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -108.015    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.889ns  (logic 0.456ns (51.278%)  route 0.433ns (48.722%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.433   108.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.093   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -108.015    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.760ns  (logic 0.419ns (55.141%)  route 0.341ns (44.859%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.341   107.885    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.218   108.835    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.835    
                         arrival time                        -107.885    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.760ns  (logic 0.419ns (55.141%)  route 0.341ns (44.859%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.341   107.885    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.218   108.835    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.835    
                         arrival time                        -107.885    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.918%)  route 0.344ns (45.082%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.344   107.888    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.212   108.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.841    
                         arrival time                        -107.888    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.918%)  route 0.344ns (45.082%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.344   107.888    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X106Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X106Y57        FDCE (Setup_fdce_C_D)       -0.212   108.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.841    
                         arrival time                        -107.888    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.334   107.879    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.220   108.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        108.833    
                         arrival time                        -107.879    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.334   107.879    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X109Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.220   108.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        108.833    
                         arrival time                        -107.879    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.160%)  route 0.472ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.644 - 111.111 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDCE (Prop_fdce_C_Q)         0.456   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.472   108.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X108Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.678   109.644    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.644    
                         clock uncertainty           -0.595   109.049    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.045   109.004    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        109.004    
                         arrival time                        -108.049    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.160%)  route 0.472ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 109.644 - 111.111 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDCE (Prop_fdce_C_Q)         0.456   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.472   108.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X108Y63        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.678   109.644    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y63        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.644    
                         clock uncertainty           -0.595   109.049    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.045   109.004    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        109.004    
                         arrival time                        -108.049    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.752ns  (logic 0.419ns (55.699%)  route 0.333ns (44.301%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.419   107.543 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.333   107.877    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.220   108.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.832    
                         arrival time                        -107.877    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.752ns  (logic 0.419ns (55.699%)  route 0.333ns (44.301%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.419   107.543 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.333   107.877    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X106Y60        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.220   108.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.832    
                         arrival time                        -107.877    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.132%)  route 0.472ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.472   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.040   109.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        109.013    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.132%)  route 0.472ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.472   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X109Y57        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y57        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)       -0.040   109.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        109.013    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.749ns  (logic 0.419ns (55.974%)  route 0.330ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.419   107.543 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.330   107.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.215   108.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.837    
                         arrival time                        -107.873    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.749ns  (logic 0.419ns (55.974%)  route 0.330ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.419   107.543 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.330   107.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X106Y60        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.215   108.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.837    
                         arrival time                        -107.873    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.749ns  (logic 0.419ns (55.974%)  route 0.330ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.330   107.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.215   108.839    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        108.839    
                         arrival time                        -107.874    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.749ns  (logic 0.419ns (55.974%)  route 0.330ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.330   107.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X110Y61        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.215   108.839    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        108.839    
                         arrival time                        -107.874    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.563ns  (logic 3.569ns (17.356%)  route 16.994ns (82.644%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 20.634 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.554    16.356    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    16.480 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.414    16.894    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.124    17.018 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.062    18.080    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117    18.197 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.538    19.735    i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X64Y8          FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.556    20.634    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y8          FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]/C
                         clock pessimism              0.567    21.201    
                         clock uncertainty           -0.077    21.124    
    SLICE_X64Y8          FDCE (Setup_fdce_C_CE)      -0.413    20.711    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][9]
  -------------------------------------------------------------------
                         required time                         20.711    
                         arrival time                         -19.735    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.804ns  (logic 0.456ns (56.744%)  route 0.348ns (43.256%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.348   107.928    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.093   108.959    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.959    
                         arrival time                        -107.928    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.804ns  (logic 0.456ns (56.744%)  route 0.348ns (43.256%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.348   107.928    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X106Y60        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X106Y60        FDCE (Setup_fdce_C_D)       -0.093   108.959    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.959    
                         arrival time                        -107.928    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.850%)  route 0.332ns (42.150%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.332   107.913    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X107Y59        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y59        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X107Y59        FDCE (Setup_fdce_C_D)       -0.081   108.971    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.971    
                         arrival time                        -107.913    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.850%)  route 0.332ns (42.150%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.332   107.913    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X107Y59        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y59        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X107Y59        FDCE (Setup_fdce_C_D)       -0.081   108.971    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.971    
                         arrival time                        -107.913    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.841ns  (logic 3.948ns (18.943%)  route 16.893ns (81.057%))
  Logic Levels:           26  (LUT3=2 LUT4=7 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 20.652 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.864    -0.828    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X110Y26        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.456    -0.372 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q
                         net (fo=11, routed)          1.422     1.049    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][5]
    SLICE_X99Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.173 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.407     1.580    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X99Y28         LUT5 (Prop_lut5_I4_O)        0.124     1.704 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          0.958     2.663    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X98Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.787 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.214     4.000    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.124 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           0.895     5.019    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X89Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.143 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           1.817     6.960    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.303     7.387    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.511 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.487     7.998    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.122 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.622     8.744    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.868 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.773     9.641    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.765 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.470    10.235    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I3_O)        0.124    10.359 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.898    11.257    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    11.381    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X45Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.598 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.448    12.046    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.299    12.345 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.586    12.931    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.055 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.468    13.524    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.124    13.648 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.282    13.930    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.054 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.218    14.272    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.396 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.570    14.966    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.090 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=9, routed)           0.587    15.678    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.802 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.557    16.359    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124    16.483 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.582    17.065    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.124    17.189 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         1.000    18.190    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124    18.314 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.501    18.815    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X22Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.939 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.675    19.614    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I3_O)        0.124    19.738 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.151    19.889    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X21Y14         LUT4 (Prop_lut4_I2_O)        0.124    20.013 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.013    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X21Y14         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.574    20.652    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X21Y14         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.467    21.118    
                         clock uncertainty           -0.077    21.042    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.031    21.073    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                         -20.013    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.760ns  (logic 0.456ns (60.002%)  route 0.304ns (39.998%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.304   107.884    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.093   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -107.884    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.760ns  (logic 0.456ns (60.002%)  route 0.304ns (39.998%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y62        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.304   107.884    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X110Y61        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22931, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y61        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.093   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -107.884    
  -------------------------------------------------------------------
                         slack                                  1.076    




