
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf4_readFilters36'.
Generating RTLIL representation for module `\td_fused_top_mux_416_64_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_416_64_1_1
root of   1 design levels: td_fused_top_tdf4_readFilters36
Automatically selected td_fused_top_tdf4_readFilters36 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_readFilters36
Used module:     \td_fused_top_mux_416_64_1_1
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Generating RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_readFilters36
Used module:     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_readFilters36
Used module:     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1
Removing unused module `\td_fused_top_mux_416_64_1_1'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:446$22'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:906$376 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:898$370 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:890$366 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:882$360 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:874$356 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:866$350 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:858$346 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:850$340 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:842$336 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:834$330 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:826$326 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:818$320 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:810$316 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:802$310 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:794$306 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:786$300 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:778$296 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:770$290 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:762$286 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:754$280 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:746$276 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:738$270 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:730$266 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:722$260 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:714$256 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:706$250 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:698$246 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:690$240 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:682$236 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:674$230 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:666$226 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:658$220 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:650$216 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:642$207 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:634$200 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:626$194 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:618$188 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:610$182 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:602$176 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:594$174 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:586$166 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:578$158 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:570$152 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:562$148 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:554$146 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:546$144 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:504$102 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:496$86 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:488$70 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:480$54 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:472$38 in module td_fused_top_tdf4_readFilters36.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:460$27 in module td_fused_top_tdf4_readFilters36.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:446$22 in module td_fused_top_tdf4_readFilters36.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:434$7 in module td_fused_top_tdf4_readFilters36.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:422$3 in module td_fused_top_tdf4_readFilters36.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:414$1 in module td_fused_top_tdf4_readFilters36.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 52 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:0$449'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:0$449'.
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:961$421'.
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:906$376'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:898$370'.
     1/1: $1\weight_vecs_3_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:890$366'.
     1/1: $1\weight_vecs_3_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:882$360'.
     1/1: $1\weight_vecs_3_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:874$356'.
     1/1: $1\weight_vecs_3_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:866$350'.
     1/1: $1\weight_vecs_3_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:858$346'.
     1/1: $1\weight_vecs_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:850$340'.
     1/1: $1\weight_vecs_3_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:842$336'.
     1/1: $1\weight_vecs_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:834$330'.
     1/1: $1\weight_vecs_2_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:826$326'.
     1/1: $1\weight_vecs_2_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:818$320'.
     1/1: $1\weight_vecs_2_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:810$316'.
     1/1: $1\weight_vecs_2_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:802$310'.
     1/1: $1\weight_vecs_2_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:794$306'.
     1/1: $1\weight_vecs_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:786$300'.
     1/1: $1\weight_vecs_2_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:778$296'.
     1/1: $1\weight_vecs_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:770$290'.
     1/1: $1\weight_vecs_1_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:762$286'.
     1/1: $1\weight_vecs_1_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:754$280'.
     1/1: $1\weight_vecs_1_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:746$276'.
     1/1: $1\weight_vecs_1_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:738$270'.
     1/1: $1\weight_vecs_1_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:730$266'.
     1/1: $1\weight_vecs_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:722$260'.
     1/1: $1\weight_vecs_1_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:714$256'.
     1/1: $1\weight_vecs_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:706$250'.
     1/1: $1\weight_vecs_0_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:698$246'.
     1/1: $1\weight_vecs_0_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:690$240'.
     1/1: $1\weight_vecs_0_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:682$236'.
     1/1: $1\weight_vecs_0_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:674$230'.
     1/1: $1\weight_vecs_0_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:666$226'.
     1/1: $1\weight_vecs_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:658$220'.
     1/1: $1\weight_vecs_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:650$216'.
     1/1: $1\weight_vecs_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:642$207'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:634$200'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:626$194'.
     1/1: $1\filter_data_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:618$188'.
     1/1: $1\filter_data_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:610$182'.
     1/1: $1\filter_data_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:602$176'.
     1/1: $1\filter_data_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:594$174'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:586$166'.
     1/1: $1\ap_phi_mux_jj_phi_fu_449_p4[1:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:578$158'.
     1/1: $1\ap_phi_mux_ii_phi_fu_427_p4[1:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:570$152'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:562$148'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:554$146'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:546$144'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:540$142'.
     1/1: $0\sext_ln47_reg_993[8:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:533$134'.
     1/2: $0\select_ln48_7_reg_1020[1:0]
     2/2: $0\select_ln47_8_reg_1007[1:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:525$130'.
     1/3: $0\lshr_ln_reg_1027_pp0_iter1_reg[1:0]
     2/3: $0\icmp_ln47_reg_1003_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln47_reg_1003[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:518$124'.
     1/2: $0\lshr_ln_reg_1027[1:0]
     2/2: $0\add_ln55_reg_1014[8:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:512$118'.
     1/1: $0\add_ln55_8_reg_1043[5:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:504$102'.
     1/1: $0\kk_reg_456[4:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:496$86'.
     1/1: $0\jj_reg_445[1:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:488$70'.
     1/1: $0\indvar_flatten_reg_434[4:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:480$54'.
     1/1: $0\indvar_flatten13_reg_412[5:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:472$38'.
     1/1: $0\ii_reg_423[1:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:460$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:446$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:434$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:422$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:414$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_block_state1' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:961$421'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_NS_fsm' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:906$376'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_3_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:898$370'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_3_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:890$366'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_2_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:882$360'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_2_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:874$356'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_1_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:866$350'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_1_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:858$346'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_0_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:850$340'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_3_0_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:842$336'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_3_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:834$330'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_3_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:826$326'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_2_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:818$320'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_2_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:810$316'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_1_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:802$310'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_1_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:794$306'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_0_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:786$300'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_2_0_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:778$296'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_3_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:770$290'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_3_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:762$286'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_2_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:754$280'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_2_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:746$276'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_1_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:738$270'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_1_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:730$266'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_0_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:722$260'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_1_0_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:714$256'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_3_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:706$250'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_3_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:698$246'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_2_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:690$240'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_2_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:682$236'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_1_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:674$230'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_1_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:666$226'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_0_we0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:658$220'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\weight_vecs_0_0_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:650$216'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\indices_23_read' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:642$207'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\indices_23_blk_n' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:634$200'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\filter_data_3_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:626$194'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\filter_data_2_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:618$188'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\filter_data_1_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:610$182'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\filter_data_0_ce0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:602$176'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_ready' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:594$174'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_phi_mux_jj_phi_fu_449_p4' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:586$166'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_phi_mux_ii_phi_fu_427_p4' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:578$158'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_idle_pp0' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:570$152'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_idle' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:562$148'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_done' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:554$146'.
No latch inferred for signal `\td_fused_top_tdf4_readFilters36.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:546$144'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf4_readFilters36.\sext_ln47_reg_993' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:540$142'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\select_ln47_8_reg_1007' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:533$134'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\select_ln48_7_reg_1020' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:533$134'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\icmp_ln47_reg_1003' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:525$130'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\icmp_ln47_reg_1003_pp0_iter1_reg' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:525$130'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\lshr_ln_reg_1027_pp0_iter1_reg' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:525$130'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\add_ln55_reg_1014' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:518$124'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\lshr_ln_reg_1027' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:518$124'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\add_ln55_8_reg_1043' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:512$118'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\kk_reg_456' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:504$102'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\jj_reg_445' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:496$86'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\indvar_flatten_reg_434' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:488$70'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\indvar_flatten13_reg_412' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:480$54'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\ii_reg_423' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:472$38'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:460$27'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:446$22'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:434$7'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\ap_done_reg' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:422$3'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_readFilters36.\ap_CS_fsm' using process `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:414$1'.
  created $dff cell `$procdff$723' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:0$449'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:961$421'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:906$376'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:906$376'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:898$370'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:898$370'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:890$366'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:890$366'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:882$360'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:882$360'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:874$356'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:874$356'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:866$350'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:866$350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:858$346'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:858$346'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:850$340'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:850$340'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:842$336'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:842$336'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:834$330'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:834$330'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:826$326'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:826$326'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:818$320'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:818$320'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:810$316'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:810$316'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:802$310'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:802$310'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:794$306'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:794$306'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:786$300'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:786$300'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:778$296'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:778$296'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:770$290'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:770$290'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:762$286'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:762$286'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:754$280'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:754$280'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:746$276'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:746$276'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:738$270'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:738$270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:730$266'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:730$266'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:722$260'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:722$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:714$256'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:714$256'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:706$250'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:706$250'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:698$246'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:698$246'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:690$240'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:690$240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:682$236'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:682$236'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:674$230'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:674$230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:666$226'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:666$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:658$220'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:658$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:650$216'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:650$216'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:642$207'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:642$207'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:634$200'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:634$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:626$194'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:626$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:618$188'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:618$188'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:610$182'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:610$182'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:602$176'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:602$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:594$174'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:594$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:586$166'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:586$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:578$158'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:578$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:570$152'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:570$152'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:562$148'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:562$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:554$146'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:554$146'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:546$144'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:546$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:540$142'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:540$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:533$134'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:533$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:525$130'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:525$130'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:518$124'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:518$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:512$118'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:512$118'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:504$102'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:504$102'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:496$86'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:496$86'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:488$70'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:488$70'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:480$54'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:480$54'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:472$38'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:472$38'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:460$27'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:460$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:446$22'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:446$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:434$7'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:434$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:422$3'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:422$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:414$1'.
Removing empty process `td_fused_top_tdf4_readFilters36.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:414$1'.
Cleaned up 77 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf4_readFilters36.
<suppressed ~327 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf4_readFilters36.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf4_readFilters36'.
<suppressed ~354 debug messages>
Removed a total of 119 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_readFilters36..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$592.
    dead port 2/2 on $mux $procmux$592.
    dead port 1/2 on $mux $procmux$670.
    dead port 2/2 on $mux $procmux$670.
    dead port 2/2 on $mux $procmux$477.
    dead port 2/2 on $mux $procmux$485.
    dead port 1/2 on $mux $procmux$468.
    dead port 2/2 on $mux $procmux$470.
Removed 8 multiplexer ports.
<suppressed ~68 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
  Optimizing cells in module \td_fused_top_tdf4_readFilters36.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Finding identical cells in module `\td_fused_top_tdf4_readFilters36'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$717 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$663_Y, Q = \indvar_flatten13_reg_412).
Adding EN signal on $procdff$716 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$658_Y, Q = \indvar_flatten_reg_434).
Adding EN signal on $procdff$715 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$653_Y, Q = \jj_reg_445).
Adding EN signal on $procdff$714 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$648_Y, Q = \kk_reg_456).
Adding EN signal on $procdff$713 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:945$419_Y, Q = \add_ln55_8_reg_1043).
Adding EN signal on $procdff$711 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:947$420_Y, Q = \add_ln55_reg_1014).
Adding EN signal on $procdff$710 ($dff) from module td_fused_top_tdf4_readFilters36 (D = \lshr_ln_reg_1027, Q = \lshr_ln_reg_1027_pp0_iter1_reg).
Adding EN signal on $procdff$709 ($dff) from module td_fused_top_tdf4_readFilters36 (D = \icmp_ln47_reg_1003, Q = \icmp_ln47_reg_1003_pp0_iter1_reg).
Adding EN signal on $procdff$708 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:981$429_Y, Q = \icmp_ln47_reg_1003).
Adding EN signal on $procdff$707 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:993$440_Y, Q = \select_ln48_7_reg_1020).
Adding EN signal on $procdff$706 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:989$436_Y, Q = \select_ln47_8_reg_1007).
Adding EN signal on $procdff$705 ($dff) from module td_fused_top_tdf4_readFilters36 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:1013$447_Y }, Q = \sext_ln47_reg_993).
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$749 ($dffe) from module td_fused_top_tdf4_readFilters36.
Adding SRST signal on $procdff$719 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$673_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$718 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$668_Y, Q = \ii_reg_423).
Adding SRST signal on $procdff$722 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$694_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$712 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v:997$444_Y [3:2], Q = \lshr_ln_reg_1027).
Adding SRST signal on $procdff$721 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$686_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$759 ($sdff) from module td_fused_top_tdf4_readFilters36 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$723 ($dff) from module td_fused_top_tdf4_readFilters36 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$720 ($dff) from module td_fused_top_tdf4_readFilters36 (D = $procmux$681_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
Finding unused cells or wires in module \td_fused_top_tdf4_readFilters36..
Removed 28 unused cells and 646 unused wires.
<suppressed ~34 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf4_readFilters36.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_readFilters36..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
  Optimizing cells in module \td_fused_top_tdf4_readFilters36.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Finding identical cells in module `\td_fused_top_tdf4_readFilters36'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
Finding unused cells or wires in module \td_fused_top_tdf4_readFilters36..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf4_readFilters36.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_readFilters36..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
  Optimizing cells in module \td_fused_top_tdf4_readFilters36.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Finding identical cells in module `\td_fused_top_tdf4_readFilters36'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
Finding unused cells or wires in module \td_fused_top_tdf4_readFilters36..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf4_readFilters36.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1 ===

   Number of wires:                 24
   Number of wire bits:           1440
   Number of public wires:          24
   Number of public wire bits:    1440
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                          192

=== td_fused_top_tdf4_readFilters36 ===

   Number of wires:                225
   Number of wire bits:           1969
   Number of public wires:         178
   Number of public wire bits:    1891
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                           97
     $and                           14
     $dffe                          53
     $eq                            20
     $mux                           78
     $not                           11
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           6
     $sdffe                          1
     $sub                           75

=== design hierarchy ===

   td_fused_top_tdf4_readFilters36      1
     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1      0

   Number of wires:                225
   Number of wire bits:           1969
   Number of public wires:         178
   Number of public wire bits:    1891
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                           97
     $and                           14
     $dffe                          53
     $eq                            20
     $mux                           78
     $not                           11
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           6
     $sdffe                          1
     $sub                           75

End of script. Logfile hash: 0108bf2e42, CPU: user 0.24s system 0.00s, MEM: 17.19 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x read_verilog (0 sec), 23% 5x opt_expr (0 sec), ...
