# üî¢ ALU –Ω–∞ Verilog

–≠—Ç–æ—Ç –ø—Ä–æ–µ–∫—Ç —Ä–µ–∞–ª–∏–∑—É–µ—Ç **–∞—Ä–∏—Ñ–º–µ—Ç–∏–∫–æ-–ª–æ–≥–∏—á–µ—Å–∫–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ (ALU)** –Ω–∞ —è–∑—ã–∫–µ **Verilog**, –ø–æ–¥–¥–µ—Ä–∂–∏–≤–∞—é—â–µ–µ –±–∞–∑–æ–≤—ã–µ –æ–ø–µ—Ä–∞—Ü–∏–∏ –Ω–∞–¥ 8-–±–∏—Ç–Ω—ã–º–∏ —á–∏—Å–ª–∞–º–∏ —Å–æ –∑–Ω–∞–∫–æ–≤—ã–º–∏ –∏ –±–µ–∑–∑–Ω–∞–∫–æ–≤—ã–º–∏ —Ñ–ª–∞–≥–∞–º–∏.

## üöÄ –§—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ—Å—Ç—å

–ú–æ–¥—É–ª—å ALU –ø–æ–¥–¥–µ—Ä–∂–∏–≤–∞–µ—Ç —Å–ª–µ–¥—É—é—â–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏:

| OpCode | –û–ø–µ—Ä–∞—Ü–∏—è               | –û–ø–∏—Å–∞–Ω–∏–µ                          |
|--------|------------------------|-----------------------------------|
| `0000` | A + B                  | –°–ª–æ–∂–µ–Ω–∏–µ                          |
| `0001` | A - B                  | –í—ã—á–∏—Ç–∞–Ω–∏–µ                         |
| `0010` | A & B                  | –ü–æ–±–∏—Ç–æ–≤–∞—è AND                     |
| `0011` | A \| B                 | –ü–æ–±–∏—Ç–æ–≤–∞—è OR                      |
| `0100` | A ^ B                  | –ü–æ–±–∏—Ç–æ–≤–∞—è XOR                     |
| `0101` | A << 1                 | –°–¥–≤–∏–≥ –≤–ª–µ–≤–æ                       |
| `0110` | A >> 1                 | –°–¥–≤–∏–≥ –≤–ø—Ä–∞–≤–æ                      |
| `0111` | A * B                  | –£–º–Ω–æ–∂–µ–Ω–∏–µ                         |

## üß™ –¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ

–¢–µ—Å—Ç–±–µ–Ω—á —Ä–µ–∞–ª–∏–∑—É–µ—Ç —Å–µ—Ä–∏—é —Ç–µ—Å—Ç–æ–≤, –æ—Ö–≤–∞—Ç—ã–≤–∞—é—â–∏—Ö:

- –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –∏ –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
- –ü—Ä–æ–≤–µ—Ä–∫—É —Ñ–ª–∞–≥–æ–≤: zero (`Z`), negative (`N`), carry (`C`), overflow (`O`)
- –ü–æ–≥—Ä–∞–Ω–∏—á–Ω—ã–µ –∑–Ω–∞—á–µ–Ω–∏—è –∏ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—è

–î–ª—è –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è **EPWave**:

![image](https://github.com/user-attachments/assets/4dbbb10a-b0ba-4ad0-958f-727c123b6c32)


## ‚öôÔ∏è –ó–∞–ø—É—Å–∫ —Å–∏–º—É–ª—è—Ü–∏–∏

```bash
iverilog -g2012 -o alu_tb design.sv testbench.sv
vvp alu_tb
