Warning (10268): Verilog HDL information at Time_module.v(27): always construct contains both blocking and non-blocking assignments File: C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v Line: 27
