
btl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004118  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08004224  08004224  00014224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800431c  0800431c  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800431c  0800431c  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800431c  0800431c  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800431c  0800431c  0001431c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004320  08004320  00014320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08004324  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  200000a0  080043c4  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  080043c4  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015675  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ba8  00000000  00000000  0003573e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  000382e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ea8  00000000  00000000  000392a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198cd  00000000  00000000  0003a148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001446d  00000000  00000000  00053a15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d997  00000000  00000000  00067e82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f5819  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044b0  00000000  00000000  000f586c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800420c 	.word	0x0800420c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	0800420c 	.word	0x0800420c

0800014c <isButtonPressed>:
int KeyReg0[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };
int KeyReg1[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };
int KeyReg2[3] = { NORMAL_STATE, NORMAL_STATE, NORMAL_STATE };
int KeyRegb[3];

int isButtonPressed(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
        button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
    }
    return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000c8 	.word	0x200000c8

08000180 <isButtonLongPressed>:

int isButtonLongPressed(int index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
    if (button_flag[index] == 2) {
 8000188:	4a09      	ldr	r2, [pc, #36]	; (80001b0 <isButtonLongPressed+0x30>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000190:	2b02      	cmp	r3, #2
 8000192:	d106      	bne.n	80001a2 <isButtonLongPressed+0x22>
        button_flag[index] = 0;
 8000194:	4a06      	ldr	r2, [pc, #24]	; (80001b0 <isButtonLongPressed+0x30>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	2100      	movs	r1, #0
 800019a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800019e:	2301      	movs	r3, #1
 80001a0:	e000      	b.n	80001a4 <isButtonLongPressed+0x24>
    }
    return 0;
 80001a2:	2300      	movs	r3, #0
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	200000c8 	.word	0x200000c8

080001b4 <subKeyProcess>:

void subKeyProcess(int index) {
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
	if (buttonState[index] == PRESSED) {
 80001bc:	4a0d      	ldr	r2, [pc, #52]	; (80001f4 <subKeyProcess+0x40>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001c4:	2b08      	cmp	r3, #8
 80001c6:	d105      	bne.n	80001d4 <subKeyProcess+0x20>
		button_flag[index] = 1;
 80001c8:	4a0b      	ldr	r2, [pc, #44]	; (80001f8 <subKeyProcess+0x44>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	2101      	movs	r1, #1
 80001ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	} else if (buttonState[index] == LONG_PRESSED) {
		button_flag[index] = 2;
	}
}
 80001d2:	e00a      	b.n	80001ea <subKeyProcess+0x36>
	} else if (buttonState[index] == LONG_PRESSED) {
 80001d4:	4a07      	ldr	r2, [pc, #28]	; (80001f4 <subKeyProcess+0x40>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001dc:	2b09      	cmp	r3, #9
 80001de:	d104      	bne.n	80001ea <subKeyProcess+0x36>
		button_flag[index] = 2;
 80001e0:	4a05      	ldr	r2, [pc, #20]	; (80001f8 <subKeyProcess+0x44>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	2102      	movs	r1, #2
 80001e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80001ea:	bf00      	nop
 80001ec:	370c      	adds	r7, #12
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000000 	.word	0x20000000
 80001f8:	200000c8 	.word	0x200000c8

080001fc <getKeyInput>:

//void subKeyProcess(int index) {
//	button_flag[index] = 1;
//}

void getKeyInput() {
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
	KeyRegb[0] = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin);
 8000202:	2101      	movs	r1, #1
 8000204:	4872      	ldr	r0, [pc, #456]	; (80003d0 <getKeyInput+0x1d4>)
 8000206:	f001 fdb9 	bl	8001d7c <HAL_GPIO_ReadPin>
 800020a:	4603      	mov	r3, r0
 800020c:	461a      	mov	r2, r3
 800020e:	4b71      	ldr	r3, [pc, #452]	; (80003d4 <getKeyInput+0x1d8>)
 8000210:	601a      	str	r2, [r3, #0]
	KeyRegb[1] = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin);
 8000212:	2102      	movs	r1, #2
 8000214:	486e      	ldr	r0, [pc, #440]	; (80003d0 <getKeyInput+0x1d4>)
 8000216:	f001 fdb1 	bl	8001d7c <HAL_GPIO_ReadPin>
 800021a:	4603      	mov	r3, r0
 800021c:	461a      	mov	r2, r3
 800021e:	4b6d      	ldr	r3, [pc, #436]	; (80003d4 <getKeyInput+0x1d8>)
 8000220:	605a      	str	r2, [r3, #4]
	KeyRegb[2] = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000222:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000226:	486c      	ldr	r0, [pc, #432]	; (80003d8 <getKeyInput+0x1dc>)
 8000228:	f001 fda8 	bl	8001d7c <HAL_GPIO_ReadPin>
 800022c:	4603      	mov	r3, r0
 800022e:	461a      	mov	r2, r3
 8000230:	4b68      	ldr	r3, [pc, #416]	; (80003d4 <getKeyInput+0x1d8>)
 8000232:	609a      	str	r2, [r3, #8]

//    int anyButtonPressed = 0;

	for (int i = 0; i < 3; i++) {
 8000234:	2300      	movs	r3, #0
 8000236:	607b      	str	r3, [r7, #4]
 8000238:	e0c1      	b.n	80003be <getKeyInput+0x1c2>
		KeyReg2[i] = KeyReg1[i];
 800023a:	4a68      	ldr	r2, [pc, #416]	; (80003dc <getKeyInput+0x1e0>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000242:	4967      	ldr	r1, [pc, #412]	; (80003e0 <getKeyInput+0x1e4>)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 800024a:	4a66      	ldr	r2, [pc, #408]	; (80003e4 <getKeyInput+0x1e8>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000252:	4962      	ldr	r1, [pc, #392]	; (80003dc <getKeyInput+0x1e0>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[i] = KeyRegb[i];
 800025a:	4a5e      	ldr	r2, [pc, #376]	; (80003d4 <getKeyInput+0x1d8>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000262:	4960      	ldr	r1, [pc, #384]	; (80003e4 <getKeyInput+0x1e8>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		switch (buttonState[i]) {
 800026a:	4a5f      	ldr	r2, [pc, #380]	; (80003e8 <getKeyInput+0x1ec>)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000272:	3b06      	subs	r3, #6
 8000274:	2b03      	cmp	r3, #3
 8000276:	f200 8098 	bhi.w	80003aa <getKeyInput+0x1ae>
 800027a:	a201      	add	r2, pc, #4	; (adr r2, 8000280 <getKeyInput+0x84>)
 800027c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000280:	08000291 	.word	0x08000291
 8000284:	080002df 	.word	0x080002df
 8000288:	08000335 	.word	0x08000335
 800028c:	0800037f 	.word	0x0800037f
		case IDLE:
			if (KeyReg0[i] == PRESSED_STATE && KeyReg1[i] == KeyReg0[i]
 8000290:	4a54      	ldr	r2, [pc, #336]	; (80003e4 <getKeyInput+0x1e8>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000298:	2b00      	cmp	r3, #0
 800029a:	f040 808c 	bne.w	80003b6 <getKeyInput+0x1ba>
 800029e:	4a4f      	ldr	r2, [pc, #316]	; (80003dc <getKeyInput+0x1e0>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002a6:	494f      	ldr	r1, [pc, #316]	; (80003e4 <getKeyInput+0x1e8>)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	f040 8081 	bne.w	80003b6 <getKeyInput+0x1ba>
					&& KeyReg2[i] == KeyReg1[i]) {
 80002b4:	4a4a      	ldr	r2, [pc, #296]	; (80003e0 <getKeyInput+0x1e4>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002bc:	4947      	ldr	r1, [pc, #284]	; (80003dc <getKeyInput+0x1e0>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002c4:	429a      	cmp	r2, r3
 80002c6:	d176      	bne.n	80003b6 <getKeyInput+0x1ba>
				buttonState[i] = DEBOUNCE;
 80002c8:	4a47      	ldr	r2, [pc, #284]	; (80003e8 <getKeyInput+0x1ec>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2107      	movs	r1, #7
 80002ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				TimeOutForKeyPress[i] = DEBOUNCE_DURATION;
 80002d2:	4a46      	ldr	r2, [pc, #280]	; (80003ec <getKeyInput+0x1f0>)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2100      	movs	r1, #0
 80002d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			break;
 80002dc:	e06b      	b.n	80003b6 <getKeyInput+0x1ba>
		case DEBOUNCE:
			if (TimeOutForKeyPress[i] > 0) {
 80002de:	4a43      	ldr	r2, [pc, #268]	; (80003ec <getKeyInput+0x1f0>)
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	dd09      	ble.n	80002fe <getKeyInput+0x102>
				TimeOutForKeyPress[i]--;
 80002ea:	4a40      	ldr	r2, [pc, #256]	; (80003ec <getKeyInput+0x1f0>)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f2:	1e5a      	subs	r2, r3, #1
 80002f4:	493d      	ldr	r1, [pc, #244]	; (80003ec <getKeyInput+0x1f0>)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					subKeyProcess(i);
				} else {
					buttonState[i] = IDLE;
				}
			}
			break;
 80002fc:	e05c      	b.n	80003b8 <getKeyInput+0x1bc>
				if (KeyReg0[i] == PRESSED_STATE) {
 80002fe:	4a39      	ldr	r2, [pc, #228]	; (80003e4 <getKeyInput+0x1e8>)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000306:	2b00      	cmp	r3, #0
 8000308:	d10e      	bne.n	8000328 <getKeyInput+0x12c>
					buttonState[i] = PRESSED;
 800030a:	4a37      	ldr	r2, [pc, #220]	; (80003e8 <getKeyInput+0x1ec>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	2108      	movs	r1, #8
 8000310:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimeOutForKeyPress[i] = LONG_PRESS_DURATION;
 8000314:	4a35      	ldr	r2, [pc, #212]	; (80003ec <getKeyInput+0x1f0>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	f640 11c4 	movw	r1, #2500	; 0x9c4
 800031c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f7ff ff47 	bl	80001b4 <subKeyProcess>
			break;
 8000326:	e047      	b.n	80003b8 <getKeyInput+0x1bc>
					buttonState[i] = IDLE;
 8000328:	4a2f      	ldr	r2, [pc, #188]	; (80003e8 <getKeyInput+0x1ec>)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	2106      	movs	r1, #6
 800032e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000332:	e041      	b.n	80003b8 <getKeyInput+0x1bc>
		case PRESSED:
			if (KeyReg0[i] == NORMAL_STATE) {
 8000334:	4a2b      	ldr	r2, [pc, #172]	; (80003e4 <getKeyInput+0x1e8>)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800033c:	2b01      	cmp	r3, #1
 800033e:	d105      	bne.n	800034c <getKeyInput+0x150>
				buttonState[i] = IDLE;
 8000340:	4a29      	ldr	r2, [pc, #164]	; (80003e8 <getKeyInput+0x1ec>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	2106      	movs	r1, #6
 8000346:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				} else {
					buttonState[i] = LONG_PRESSED;
					subKeyProcess(i);
				}
			}
			break;
 800034a:	e035      	b.n	80003b8 <getKeyInput+0x1bc>
				if (TimeOutForKeyPress[i] > 0) {
 800034c:	4a27      	ldr	r2, [pc, #156]	; (80003ec <getKeyInput+0x1f0>)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000354:	2b00      	cmp	r3, #0
 8000356:	dd09      	ble.n	800036c <getKeyInput+0x170>
					TimeOutForKeyPress[i]--;
 8000358:	4a24      	ldr	r2, [pc, #144]	; (80003ec <getKeyInput+0x1f0>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000360:	1e5a      	subs	r2, r3, #1
 8000362:	4922      	ldr	r1, [pc, #136]	; (80003ec <getKeyInput+0x1f0>)
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			break;
 800036a:	e025      	b.n	80003b8 <getKeyInput+0x1bc>
					buttonState[i] = LONG_PRESSED;
 800036c:	4a1e      	ldr	r2, [pc, #120]	; (80003e8 <getKeyInput+0x1ec>)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2109      	movs	r1, #9
 8000372:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 8000376:	6878      	ldr	r0, [r7, #4]
 8000378:	f7ff ff1c 	bl	80001b4 <subKeyProcess>
			break;
 800037c:	e01c      	b.n	80003b8 <getKeyInput+0x1bc>
		case LONG_PRESSED:
			if (KeyReg0[i] == NORMAL_STATE) {
 800037e:	4a19      	ldr	r2, [pc, #100]	; (80003e4 <getKeyInput+0x1e8>)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000386:	2b01      	cmp	r3, #1
 8000388:	d105      	bne.n	8000396 <getKeyInput+0x19a>
				buttonState[i] = IDLE;
 800038a:	4a17      	ldr	r2, [pc, #92]	; (80003e8 <getKeyInput+0x1ec>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	2106      	movs	r1, #6
 8000390:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			} else {
				subKeyProcess(i);
				TimeOutForKeyPress[i] = LONG_PRESS_DURATION;
			}
			break;
 8000394:	e010      	b.n	80003b8 <getKeyInput+0x1bc>
				subKeyProcess(i);
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f7ff ff0c 	bl	80001b4 <subKeyProcess>
				TimeOutForKeyPress[i] = LONG_PRESS_DURATION;
 800039c:	4a13      	ldr	r2, [pc, #76]	; (80003ec <getKeyInput+0x1f0>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80003a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80003a8:	e006      	b.n	80003b8 <getKeyInput+0x1bc>
		default:
			buttonState[i] = IDLE;
 80003aa:	4a0f      	ldr	r2, [pc, #60]	; (80003e8 <getKeyInput+0x1ec>)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2106      	movs	r1, #6
 80003b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80003b4:	e000      	b.n	80003b8 <getKeyInput+0x1bc>
			break;
 80003b6:	bf00      	nop
	for (int i = 0; i < 3; i++) {
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3301      	adds	r3, #1
 80003bc:	607b      	str	r3, [r7, #4]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	2b02      	cmp	r3, #2
 80003c2:	f77f af3a 	ble.w	800023a <getKeyInput+0x3e>
		}
	}
}
 80003c6:	bf00      	nop
 80003c8:	bf00      	nop
 80003ca:	3708      	adds	r7, #8
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40010800 	.word	0x40010800
 80003d4:	200000e4 	.word	0x200000e4
 80003d8:	40011000 	.word	0x40011000
 80003dc:	20000018 	.word	0x20000018
 80003e0:	20000024 	.word	0x20000024
 80003e4:	2000000c 	.word	0x2000000c
 80003e8:	20000000 	.word	0x20000000
 80003ec:	200000bc 	.word	0x200000bc

080003f0 <set>:

int count_set;
int seg1;
int seg2;

void set() {
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
	count_set = 0;
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <set+0x20>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
	seg1 = 0;
 80003fa:	4b06      	ldr	r3, [pc, #24]	; (8000414 <set+0x24>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	601a      	str	r2, [r3, #0]
	seg2 = 0;
 8000400:	4b05      	ldr	r3, [pc, #20]	; (8000418 <set+0x28>)
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
}
 8000406:	bf00      	nop
 8000408:	46bd      	mov	sp, r7
 800040a:	bc80      	pop	{r7}
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	200000f8 	.word	0x200000f8
 8000414:	200000f4 	.word	0x200000f4
 8000418:	200000f0 	.word	0x200000f0

0800041c <updateCountSet>:

void updateCountSet() {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	if (timer_flag[1] == 1) {
 8000420:	4b08      	ldr	r3, [pc, #32]	; (8000444 <updateCountSet+0x28>)
 8000422:	685b      	ldr	r3, [r3, #4]
 8000424:	2b01      	cmp	r3, #1
 8000426:	d10b      	bne.n	8000440 <updateCountSet+0x24>
		count_set++;
 8000428:	4b07      	ldr	r3, [pc, #28]	; (8000448 <updateCountSet+0x2c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	3301      	adds	r3, #1
 800042e:	4a06      	ldr	r2, [pc, #24]	; (8000448 <updateCountSet+0x2c>)
 8000430:	6013      	str	r3, [r2, #0]
		setTimer(1, 1000);
 8000432:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000436:	2001      	movs	r0, #1
 8000438:	f001 f870 	bl	800151c <setTimer>
		lcd_clear_display();
 800043c:	f000 fd3f 	bl	8000ebe <lcd_clear_display>
	}
}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}
 8000444:	20000220 	.word	0x20000220
 8000448:	200000f8 	.word	0x200000f8

0800044c <fsm_auto_run>:

void fsm_auto_run() {
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
	switch (status) {
 8000450:	4b9a      	ldr	r3, [pc, #616]	; (80006bc <fsm_auto_run+0x270>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	3b01      	subs	r3, #1
 8000456:	2b04      	cmp	r3, #4
 8000458:	f200 8194 	bhi.w	8000784 <fsm_auto_run+0x338>
 800045c:	a201      	add	r2, pc, #4	; (adr r2, 8000464 <fsm_auto_run+0x18>)
 800045e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000462:	bf00      	nop
 8000464:	08000479 	.word	0x08000479
 8000468:	080004b3 	.word	0x080004b3
 800046c:	08000561 	.word	0x08000561
 8000470:	0800060f 	.word	0x0800060f
 8000474:	080006d9 	.word	0x080006d9
	case INIT:
		Light1(RESET, RESET);
 8000478:	2100      	movs	r1, #0
 800047a:	2000      	movs	r0, #0
 800047c:	f001 f8d2 	bl	8001624 <Light1>
		Light2(RESET, RESET);
 8000480:	2100      	movs	r1, #0
 8000482:	2000      	movs	r0, #0
 8000484:	f001 f8e8 	bl	8001658 <Light2>
		Light3(RESET, RESET);
 8000488:	2100      	movs	r1, #0
 800048a:	2000      	movs	r0, #0
 800048c:	f001 f900 	bl	8001690 <Light3>
		Light4(RESET, RESET);
 8000490:	2100      	movs	r1, #0
 8000492:	2000      	movs	r0, #0
 8000494:	f001 f918 	bl	80016c8 <Light4>
		setTimer(1, 1000);
 8000498:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800049c:	2001      	movs	r0, #1
 800049e:	f001 f83d 	bl	800151c <setTimer>
		set();
 80004a2:	f7ff ffa5 	bl	80003f0 <set>
		lcd_clear_display();
 80004a6:	f000 fd0a 	bl	8000ebe <lcd_clear_display>
		status = AUTO_RED_GREEN;
 80004aa:	4b84      	ldr	r3, [pc, #528]	; (80006bc <fsm_auto_run+0x270>)
 80004ac:	2202      	movs	r2, #2
 80004ae:	601a      	str	r2, [r3, #0]
		break;
 80004b0:	e171      	b.n	8000796 <fsm_auto_run+0x34a>

	case AUTO_RED_GREEN:
		Light1(SET, SET);
 80004b2:	2101      	movs	r1, #1
 80004b4:	2001      	movs	r0, #1
 80004b6:	f001 f8b5 	bl	8001624 <Light1>
		Light2(SET, RESET);
 80004ba:	2100      	movs	r1, #0
 80004bc:	2001      	movs	r0, #1
 80004be:	f001 f8cb 	bl	8001658 <Light2>
		Light3(SET, SET);
 80004c2:	2101      	movs	r1, #1
 80004c4:	2001      	movs	r0, #1
 80004c6:	f001 f8e3 	bl	8001690 <Light3>
		Light4(SET, RESET);
 80004ca:	2100      	movs	r1, #0
 80004cc:	2001      	movs	r0, #1
 80004ce:	f001 f8fb 	bl	80016c8 <Light4>
		seg1 = red_value - count_set;
 80004d2:	4b7b      	ldr	r3, [pc, #492]	; (80006c0 <fsm_auto_run+0x274>)
 80004d4:	681a      	ldr	r2, [r3, #0]
 80004d6:	4b7b      	ldr	r3, [pc, #492]	; (80006c4 <fsm_auto_run+0x278>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	1ad3      	subs	r3, r2, r3
 80004dc:	4a7a      	ldr	r2, [pc, #488]	; (80006c8 <fsm_auto_run+0x27c>)
 80004de:	6013      	str	r3, [r2, #0]
		seg2 = green_value - count_set;
 80004e0:	4b7a      	ldr	r3, [pc, #488]	; (80006cc <fsm_auto_run+0x280>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b77      	ldr	r3, [pc, #476]	; (80006c4 <fsm_auto_run+0x278>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	1ad3      	subs	r3, r2, r3
 80004ea:	4a79      	ldr	r2, [pc, #484]	; (80006d0 <fsm_auto_run+0x284>)
 80004ec:	6013      	str	r3, [r2, #0]
		lcd_display_value(1, 0, seg1);
 80004ee:	4b76      	ldr	r3, [pc, #472]	; (80006c8 <fsm_auto_run+0x27c>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	461a      	mov	r2, r3
 80004f4:	2100      	movs	r1, #0
 80004f6:	2001      	movs	r0, #1
 80004f8:	f000 fce8 	bl	8000ecc <lcd_display_value>
		lcd_display_value(2, 0, seg2);
 80004fc:	4b74      	ldr	r3, [pc, #464]	; (80006d0 <fsm_auto_run+0x284>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	461a      	mov	r2, r3
 8000502:	2100      	movs	r1, #0
 8000504:	2002      	movs	r0, #2
 8000506:	f000 fce1 	bl	8000ecc <lcd_display_value>
		updateCountSet();
 800050a:	f7ff ff87 	bl	800041c <updateCountSet>
		if (count_set >= red_value - yellow_value) {
 800050e:	4b6c      	ldr	r3, [pc, #432]	; (80006c0 <fsm_auto_run+0x274>)
 8000510:	681a      	ldr	r2, [r3, #0]
 8000512:	4b70      	ldr	r3, [pc, #448]	; (80006d4 <fsm_auto_run+0x288>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	1ad2      	subs	r2, r2, r3
 8000518:	4b6a      	ldr	r3, [pc, #424]	; (80006c4 <fsm_auto_run+0x278>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	429a      	cmp	r2, r3
 800051e:	dc05      	bgt.n	800052c <fsm_auto_run+0xe0>
			count_set = 0;
 8000520:	4b68      	ldr	r3, [pc, #416]	; (80006c4 <fsm_auto_run+0x278>)
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
			status = AUTO_RED_YELLOW;
 8000526:	4b65      	ldr	r3, [pc, #404]	; (80006bc <fsm_auto_run+0x270>)
 8000528:	2203      	movs	r2, #3
 800052a:	601a      	str	r2, [r3, #0]
		}
		if (isButtonLongPressed(1) == 1) {
 800052c:	2001      	movs	r0, #1
 800052e:	f7ff fe27 	bl	8000180 <isButtonLongPressed>
 8000532:	4603      	mov	r3, r0
 8000534:	2b01      	cmp	r3, #1
 8000536:	d106      	bne.n	8000546 <fsm_auto_run+0xfa>
			status = MAN_RED_GREEN;
 8000538:	4b60      	ldr	r3, [pc, #384]	; (80006bc <fsm_auto_run+0x270>)
 800053a:	220c      	movs	r2, #12
 800053c:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 800053e:	f000 fcbe 	bl	8000ebe <lcd_clear_display>
			set();
 8000542:	f7ff ff55 	bl	80003f0 <set>
		}
		if (isButtonPressed(0) == 1) {
 8000546:	2000      	movs	r0, #0
 8000548:	f7ff fe00 	bl	800014c <isButtonPressed>
 800054c:	4603      	mov	r3, r0
 800054e:	2b01      	cmp	r3, #1
 8000550:	f040 811a 	bne.w	8000788 <fsm_auto_run+0x33c>
			set();
 8000554:	f7ff ff4c 	bl	80003f0 <set>
			status = SET_RED;
 8000558:	4b58      	ldr	r3, [pc, #352]	; (80006bc <fsm_auto_run+0x270>)
 800055a:	220f      	movs	r2, #15
 800055c:	601a      	str	r2, [r3, #0]
		}
		break;
 800055e:	e113      	b.n	8000788 <fsm_auto_run+0x33c>

	case AUTO_RED_YELLOW:
		Light1(SET, SET);
 8000560:	2101      	movs	r1, #1
 8000562:	2001      	movs	r0, #1
 8000564:	f001 f85e 	bl	8001624 <Light1>
		Light2(RESET, SET);
 8000568:	2101      	movs	r1, #1
 800056a:	2000      	movs	r0, #0
 800056c:	f001 f874 	bl	8001658 <Light2>
		Light3(SET, SET);
 8000570:	2101      	movs	r1, #1
 8000572:	2001      	movs	r0, #1
 8000574:	f001 f88c 	bl	8001690 <Light3>
		Light4(RESET, SET);
 8000578:	2101      	movs	r1, #1
 800057a:	2000      	movs	r0, #0
 800057c:	f001 f8a4 	bl	80016c8 <Light4>
		seg1 = yellow_value - count_set;
 8000580:	4b54      	ldr	r3, [pc, #336]	; (80006d4 <fsm_auto_run+0x288>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	4b4f      	ldr	r3, [pc, #316]	; (80006c4 <fsm_auto_run+0x278>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	4a4f      	ldr	r2, [pc, #316]	; (80006c8 <fsm_auto_run+0x27c>)
 800058c:	6013      	str	r3, [r2, #0]
		seg2 = yellow_value - count_set;
 800058e:	4b51      	ldr	r3, [pc, #324]	; (80006d4 <fsm_auto_run+0x288>)
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	4b4c      	ldr	r3, [pc, #304]	; (80006c4 <fsm_auto_run+0x278>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	1ad3      	subs	r3, r2, r3
 8000598:	4a4d      	ldr	r2, [pc, #308]	; (80006d0 <fsm_auto_run+0x284>)
 800059a:	6013      	str	r3, [r2, #0]
		lcd_display_value(1, 0, seg1);
 800059c:	4b4a      	ldr	r3, [pc, #296]	; (80006c8 <fsm_auto_run+0x27c>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	461a      	mov	r2, r3
 80005a2:	2100      	movs	r1, #0
 80005a4:	2001      	movs	r0, #1
 80005a6:	f000 fc91 	bl	8000ecc <lcd_display_value>
		lcd_display_value(2, 0, seg2);
 80005aa:	4b49      	ldr	r3, [pc, #292]	; (80006d0 <fsm_auto_run+0x284>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	461a      	mov	r2, r3
 80005b0:	2100      	movs	r1, #0
 80005b2:	2002      	movs	r0, #2
 80005b4:	f000 fc8a 	bl	8000ecc <lcd_display_value>
		updateCountSet();
 80005b8:	f7ff ff30 	bl	800041c <updateCountSet>
		if (count_set >= red_value - green_value) {
 80005bc:	4b40      	ldr	r3, [pc, #256]	; (80006c0 <fsm_auto_run+0x274>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b42      	ldr	r3, [pc, #264]	; (80006cc <fsm_auto_run+0x280>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	1ad2      	subs	r2, r2, r3
 80005c6:	4b3f      	ldr	r3, [pc, #252]	; (80006c4 <fsm_auto_run+0x278>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	429a      	cmp	r2, r3
 80005cc:	dc05      	bgt.n	80005da <fsm_auto_run+0x18e>
			count_set = 0;
 80005ce:	4b3d      	ldr	r3, [pc, #244]	; (80006c4 <fsm_auto_run+0x278>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
			status = AUTO_GREEN_RED;
 80005d4:	4b39      	ldr	r3, [pc, #228]	; (80006bc <fsm_auto_run+0x270>)
 80005d6:	2204      	movs	r2, #4
 80005d8:	601a      	str	r2, [r3, #0]
		}

		if (isButtonLongPressed(1) == 1) {
 80005da:	2001      	movs	r0, #1
 80005dc:	f7ff fdd0 	bl	8000180 <isButtonLongPressed>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d106      	bne.n	80005f4 <fsm_auto_run+0x1a8>
			lcd_clear_display();
 80005e6:	f000 fc6a 	bl	8000ebe <lcd_clear_display>
			status = MAN_RED_GREEN;
 80005ea:	4b34      	ldr	r3, [pc, #208]	; (80006bc <fsm_auto_run+0x270>)
 80005ec:	220c      	movs	r2, #12
 80005ee:	601a      	str	r2, [r3, #0]
			set();
 80005f0:	f7ff fefe 	bl	80003f0 <set>
		}
		if (isButtonPressed(0) == 1) {
 80005f4:	2000      	movs	r0, #0
 80005f6:	f7ff fda9 	bl	800014c <isButtonPressed>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	f040 80c5 	bne.w	800078c <fsm_auto_run+0x340>
			set();
 8000602:	f7ff fef5 	bl	80003f0 <set>
			status = SET_RED;
 8000606:	4b2d      	ldr	r3, [pc, #180]	; (80006bc <fsm_auto_run+0x270>)
 8000608:	220f      	movs	r2, #15
 800060a:	601a      	str	r2, [r3, #0]
		}
		break;
 800060c:	e0be      	b.n	800078c <fsm_auto_run+0x340>

	case AUTO_GREEN_RED:
		Light1(SET, RESET);
 800060e:	2100      	movs	r1, #0
 8000610:	2001      	movs	r0, #1
 8000612:	f001 f807 	bl	8001624 <Light1>
		Light2(SET, SET);
 8000616:	2101      	movs	r1, #1
 8000618:	2001      	movs	r0, #1
 800061a:	f001 f81d 	bl	8001658 <Light2>
		Light3(SET, RESET);
 800061e:	2100      	movs	r1, #0
 8000620:	2001      	movs	r0, #1
 8000622:	f001 f835 	bl	8001690 <Light3>
		Light4(SET, SET);
 8000626:	2101      	movs	r1, #1
 8000628:	2001      	movs	r0, #1
 800062a:	f001 f84d 	bl	80016c8 <Light4>
		seg1 = green_value - count_set;
 800062e:	4b27      	ldr	r3, [pc, #156]	; (80006cc <fsm_auto_run+0x280>)
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	4b24      	ldr	r3, [pc, #144]	; (80006c4 <fsm_auto_run+0x278>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	1ad3      	subs	r3, r2, r3
 8000638:	4a23      	ldr	r2, [pc, #140]	; (80006c8 <fsm_auto_run+0x27c>)
 800063a:	6013      	str	r3, [r2, #0]
		seg2 = red_value - count_set;
 800063c:	4b20      	ldr	r3, [pc, #128]	; (80006c0 <fsm_auto_run+0x274>)
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	4b20      	ldr	r3, [pc, #128]	; (80006c4 <fsm_auto_run+0x278>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	1ad3      	subs	r3, r2, r3
 8000646:	4a22      	ldr	r2, [pc, #136]	; (80006d0 <fsm_auto_run+0x284>)
 8000648:	6013      	str	r3, [r2, #0]
		lcd_display_value(1, 0, seg1);
 800064a:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <fsm_auto_run+0x27c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	461a      	mov	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	2001      	movs	r0, #1
 8000654:	f000 fc3a 	bl	8000ecc <lcd_display_value>
		lcd_display_value(2, 0, seg2);
 8000658:	4b1d      	ldr	r3, [pc, #116]	; (80006d0 <fsm_auto_run+0x284>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	461a      	mov	r2, r3
 800065e:	2100      	movs	r1, #0
 8000660:	2002      	movs	r0, #2
 8000662:	f000 fc33 	bl	8000ecc <lcd_display_value>

		updateCountSet();
 8000666:	f7ff fed9 	bl	800041c <updateCountSet>
		if (count_set >= red_value - yellow_value) {
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <fsm_auto_run+0x274>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <fsm_auto_run+0x288>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	1ad2      	subs	r2, r2, r3
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <fsm_auto_run+0x278>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	429a      	cmp	r2, r3
 800067a:	dc05      	bgt.n	8000688 <fsm_auto_run+0x23c>
			count_set = 0;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <fsm_auto_run+0x278>)
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
			status = AUTO_YELLOW_RED;
 8000682:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <fsm_auto_run+0x270>)
 8000684:	2205      	movs	r2, #5
 8000686:	601a      	str	r2, [r3, #0]
		}

		if (isButtonLongPressed(1) == 1) {
 8000688:	2001      	movs	r0, #1
 800068a:	f7ff fd79 	bl	8000180 <isButtonLongPressed>
 800068e:	4603      	mov	r3, r0
 8000690:	2b01      	cmp	r3, #1
 8000692:	d106      	bne.n	80006a2 <fsm_auto_run+0x256>
			lcd_clear_display();
 8000694:	f000 fc13 	bl	8000ebe <lcd_clear_display>
			status = MAN_RED_GREEN;
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <fsm_auto_run+0x270>)
 800069a:	220c      	movs	r2, #12
 800069c:	601a      	str	r2, [r3, #0]
			set();
 800069e:	f7ff fea7 	bl	80003f0 <set>
		}
		if (isButtonPressed(0) == 1) {
 80006a2:	2000      	movs	r0, #0
 80006a4:	f7ff fd52 	bl	800014c <isButtonPressed>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d170      	bne.n	8000790 <fsm_auto_run+0x344>
			set();
 80006ae:	f7ff fe9f 	bl	80003f0 <set>
			status = SET_RED;
 80006b2:	4b02      	ldr	r3, [pc, #8]	; (80006bc <fsm_auto_run+0x270>)
 80006b4:	220f      	movs	r2, #15
 80006b6:	601a      	str	r2, [r3, #0]

		}
		break;
 80006b8:	e06a      	b.n	8000790 <fsm_auto_run+0x344>
 80006ba:	bf00      	nop
 80006bc:	200000d4 	.word	0x200000d4
 80006c0:	20000100 	.word	0x20000100
 80006c4:	200000f8 	.word	0x200000f8
 80006c8:	200000f4 	.word	0x200000f4
 80006cc:	2000010c 	.word	0x2000010c
 80006d0:	200000f0 	.word	0x200000f0
 80006d4:	20000110 	.word	0x20000110

	case AUTO_YELLOW_RED:
		Light1(RESET, SET);
 80006d8:	2101      	movs	r1, #1
 80006da:	2000      	movs	r0, #0
 80006dc:	f000 ffa2 	bl	8001624 <Light1>
		Light2(SET, SET);
 80006e0:	2101      	movs	r1, #1
 80006e2:	2001      	movs	r0, #1
 80006e4:	f000 ffb8 	bl	8001658 <Light2>
		Light3(RESET, SET);
 80006e8:	2101      	movs	r1, #1
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 ffd0 	bl	8001690 <Light3>
		Light4(SET, SET);
 80006f0:	2101      	movs	r1, #1
 80006f2:	2001      	movs	r0, #1
 80006f4:	f000 ffe8 	bl	80016c8 <Light4>
		seg1 = yellow_value - count_set;
 80006f8:	4b28      	ldr	r3, [pc, #160]	; (800079c <fsm_auto_run+0x350>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	4b28      	ldr	r3, [pc, #160]	; (80007a0 <fsm_auto_run+0x354>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	4a28      	ldr	r2, [pc, #160]	; (80007a4 <fsm_auto_run+0x358>)
 8000704:	6013      	str	r3, [r2, #0]
		seg2 = yellow_value - count_set;
 8000706:	4b25      	ldr	r3, [pc, #148]	; (800079c <fsm_auto_run+0x350>)
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	4b25      	ldr	r3, [pc, #148]	; (80007a0 <fsm_auto_run+0x354>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	4a25      	ldr	r2, [pc, #148]	; (80007a8 <fsm_auto_run+0x35c>)
 8000712:	6013      	str	r3, [r2, #0]
		lcd_display_value(1, 0, seg1);
 8000714:	4b23      	ldr	r3, [pc, #140]	; (80007a4 <fsm_auto_run+0x358>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	461a      	mov	r2, r3
 800071a:	2100      	movs	r1, #0
 800071c:	2001      	movs	r0, #1
 800071e:	f000 fbd5 	bl	8000ecc <lcd_display_value>
		lcd_display_value(2, 0, seg2);
 8000722:	4b21      	ldr	r3, [pc, #132]	; (80007a8 <fsm_auto_run+0x35c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	461a      	mov	r2, r3
 8000728:	2100      	movs	r1, #0
 800072a:	2002      	movs	r0, #2
 800072c:	f000 fbce 	bl	8000ecc <lcd_display_value>

		updateCountSet();
 8000730:	f7ff fe74 	bl	800041c <updateCountSet>
		if (count_set >= red_value - green_value) {
 8000734:	4b1d      	ldr	r3, [pc, #116]	; (80007ac <fsm_auto_run+0x360>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b1d      	ldr	r3, [pc, #116]	; (80007b0 <fsm_auto_run+0x364>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	1ad2      	subs	r2, r2, r3
 800073e:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <fsm_auto_run+0x354>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	429a      	cmp	r2, r3
 8000744:	dc07      	bgt.n	8000756 <fsm_auto_run+0x30a>
			count_set = 0;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <fsm_auto_run+0x354>)
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
			status = AUTO_RED_GREEN;
 800074c:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <fsm_auto_run+0x368>)
 800074e:	2202      	movs	r2, #2
 8000750:	601a      	str	r2, [r3, #0]
			set();
 8000752:	f7ff fe4d 	bl	80003f0 <set>
		}
		if (isButtonLongPressed(1) == 1) {
 8000756:	2001      	movs	r0, #1
 8000758:	f7ff fd12 	bl	8000180 <isButtonLongPressed>
 800075c:	4603      	mov	r3, r0
 800075e:	2b01      	cmp	r3, #1
 8000760:	d104      	bne.n	800076c <fsm_auto_run+0x320>
			lcd_clear_display();
 8000762:	f000 fbac 	bl	8000ebe <lcd_clear_display>
			status = MAN_RED_GREEN;
 8000766:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <fsm_auto_run+0x368>)
 8000768:	220c      	movs	r2, #12
 800076a:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1) {
 800076c:	2000      	movs	r0, #0
 800076e:	f7ff fced 	bl	800014c <isButtonPressed>
 8000772:	4603      	mov	r3, r0
 8000774:	2b01      	cmp	r3, #1
 8000776:	d10d      	bne.n	8000794 <fsm_auto_run+0x348>
			set();
 8000778:	f7ff fe3a 	bl	80003f0 <set>
			status = SET_RED;
 800077c:	4b0d      	ldr	r3, [pc, #52]	; (80007b4 <fsm_auto_run+0x368>)
 800077e:	220f      	movs	r2, #15
 8000780:	601a      	str	r2, [r3, #0]

		}

		break;
 8000782:	e007      	b.n	8000794 <fsm_auto_run+0x348>

	default:
		break;
 8000784:	bf00      	nop
 8000786:	e006      	b.n	8000796 <fsm_auto_run+0x34a>
		break;
 8000788:	bf00      	nop
 800078a:	e004      	b.n	8000796 <fsm_auto_run+0x34a>
		break;
 800078c:	bf00      	nop
 800078e:	e002      	b.n	8000796 <fsm_auto_run+0x34a>
		break;
 8000790:	bf00      	nop
 8000792:	e000      	b.n	8000796 <fsm_auto_run+0x34a>
		break;
 8000794:	bf00      	nop
	}
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000110 	.word	0x20000110
 80007a0:	200000f8 	.word	0x200000f8
 80007a4:	200000f4 	.word	0x200000f4
 80007a8:	200000f0 	.word	0x200000f0
 80007ac:	20000100 	.word	0x20000100
 80007b0:	2000010c 	.word	0x2000010c
 80007b4:	200000d4 	.word	0x200000d4

080007b8 <fsm_manual>:
 *      Author: phanh
 */

#include "fsm_manual.h"

void fsm_manual() {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	switch (status) {
 80007bc:	4b86      	ldr	r3, [pc, #536]	; (80009d8 <fsm_manual+0x220>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	3b0c      	subs	r3, #12
 80007c2:	2b08      	cmp	r3, #8
 80007c4:	f200 80ff 	bhi.w	80009c6 <fsm_manual+0x20e>
 80007c8:	a201      	add	r2, pc, #4	; (adr r2, 80007d0 <fsm_manual+0x18>)
 80007ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ce:	bf00      	nop
 80007d0:	080007f5 	.word	0x080007f5
 80007d4:	0800086b 	.word	0x0800086b
 80007d8:	080008e1 	.word	0x080008e1
 80007dc:	080009c7 	.word	0x080009c7
 80007e0:	080009c7 	.word	0x080009c7
 80007e4:	080009c7 	.word	0x080009c7
 80007e8:	080009c7 	.word	0x080009c7
 80007ec:	080009c7 	.word	0x080009c7
 80007f0:	08000955 	.word	0x08000955
	case MAN_RED_GREEN:
		Light1(SET, SET);
 80007f4:	2101      	movs	r1, #1
 80007f6:	2001      	movs	r0, #1
 80007f8:	f000 ff14 	bl	8001624 <Light1>
		Light2(SET, RESET);
 80007fc:	2100      	movs	r1, #0
 80007fe:	2001      	movs	r0, #1
 8000800:	f000 ff2a 	bl	8001658 <Light2>
		Light3(SET, SET);
 8000804:	2101      	movs	r1, #1
 8000806:	2001      	movs	r0, #1
 8000808:	f000 ff42 	bl	8001690 <Light3>
		Light4(SET, RESET);
 800080c:	2100      	movs	r1, #0
 800080e:	2001      	movs	r0, #1
 8000810:	f000 ff5a 	bl	80016c8 <Light4>
		if (isButtonPressed(0) == 1) {
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff fc99 	bl	800014c <isButtonPressed>
 800081a:	4603      	mov	r3, r0
 800081c:	2b01      	cmp	r3, #1
 800081e:	d109      	bne.n	8000834 <fsm_manual+0x7c>
			status = AUTO_RED_GREEN;
 8000820:	4b6d      	ldr	r3, [pc, #436]	; (80009d8 <fsm_manual+0x220>)
 8000822:	2202      	movs	r2, #2
 8000824:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 8000826:	f000 fb4a 	bl	8000ebe <lcd_clear_display>
			setTimer(1, 1000);
 800082a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800082e:	2001      	movs	r0, #1
 8000830:	f000 fe74 	bl	800151c <setTimer>
		}
		lcd_goto_XY(1, 0);
 8000834:	2100      	movs	r1, #0
 8000836:	2001      	movs	r0, #1
 8000838:	f000 fb6c 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("RED");
 800083c:	4867      	ldr	r0, [pc, #412]	; (80009dc <fsm_manual+0x224>)
 800083e:	f000 fb29 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000842:	2100      	movs	r1, #0
 8000844:	2002      	movs	r0, #2
 8000846:	f000 fb65 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("GREEN");
 800084a:	4865      	ldr	r0, [pc, #404]	; (80009e0 <fsm_manual+0x228>)
 800084c:	f000 fb22 	bl	8000e94 <lcd_send_string>
		if (isButtonPressed(1) == 1) {
 8000850:	2001      	movs	r0, #1
 8000852:	f7ff fc7b 	bl	800014c <isButtonPressed>
 8000856:	4603      	mov	r3, r0
 8000858:	2b01      	cmp	r3, #1
 800085a:	f040 80b6 	bne.w	80009ca <fsm_manual+0x212>
			status = MAN_RED_YELLOW;
 800085e:	4b5e      	ldr	r3, [pc, #376]	; (80009d8 <fsm_manual+0x220>)
 8000860:	220d      	movs	r2, #13
 8000862:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 8000864:	f000 fb2b 	bl	8000ebe <lcd_clear_display>
		}
		break;
 8000868:	e0af      	b.n	80009ca <fsm_manual+0x212>

	case MAN_RED_YELLOW:
		Light1(SET, SET);
 800086a:	2101      	movs	r1, #1
 800086c:	2001      	movs	r0, #1
 800086e:	f000 fed9 	bl	8001624 <Light1>
		Light2(RESET, SET);
 8000872:	2101      	movs	r1, #1
 8000874:	2000      	movs	r0, #0
 8000876:	f000 feef 	bl	8001658 <Light2>
		Light3(SET, SET);
 800087a:	2101      	movs	r1, #1
 800087c:	2001      	movs	r0, #1
 800087e:	f000 ff07 	bl	8001690 <Light3>
		Light4(RESET, SET);
 8000882:	2101      	movs	r1, #1
 8000884:	2000      	movs	r0, #0
 8000886:	f000 ff1f 	bl	80016c8 <Light4>
		lcd_goto_XY(1, 0);
 800088a:	2100      	movs	r1, #0
 800088c:	2001      	movs	r0, #1
 800088e:	f000 fb41 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("RED");
 8000892:	4852      	ldr	r0, [pc, #328]	; (80009dc <fsm_manual+0x224>)
 8000894:	f000 fafe 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000898:	2100      	movs	r1, #0
 800089a:	2002      	movs	r0, #2
 800089c:	f000 fb3a 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("YELLOW");
 80008a0:	4850      	ldr	r0, [pc, #320]	; (80009e4 <fsm_manual+0x22c>)
 80008a2:	f000 faf7 	bl	8000e94 <lcd_send_string>
		if (isButtonPressed(1) == 1) {
 80008a6:	2001      	movs	r0, #1
 80008a8:	f7ff fc50 	bl	800014c <isButtonPressed>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d104      	bne.n	80008bc <fsm_manual+0x104>
			status = MAN_GREEN_RED;
 80008b2:	4b49      	ldr	r3, [pc, #292]	; (80009d8 <fsm_manual+0x220>)
 80008b4:	220e      	movs	r2, #14
 80008b6:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 80008b8:	f000 fb01 	bl	8000ebe <lcd_clear_display>

		}
		if (isButtonPressed(0) == 1) {
 80008bc:	2000      	movs	r0, #0
 80008be:	f7ff fc45 	bl	800014c <isButtonPressed>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	f040 8082 	bne.w	80009ce <fsm_manual+0x216>
			status = AUTO_RED_YELLOW;
 80008ca:	4b43      	ldr	r3, [pc, #268]	; (80009d8 <fsm_manual+0x220>)
 80008cc:	2203      	movs	r2, #3
 80008ce:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 80008d0:	f000 faf5 	bl	8000ebe <lcd_clear_display>
			setTimer(1, 1000);
 80008d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008d8:	2001      	movs	r0, #1
 80008da:	f000 fe1f 	bl	800151c <setTimer>
		}

		break;
 80008de:	e076      	b.n	80009ce <fsm_manual+0x216>

	case MAN_GREEN_RED:
		Light1(SET, RESET);
 80008e0:	2100      	movs	r1, #0
 80008e2:	2001      	movs	r0, #1
 80008e4:	f000 fe9e 	bl	8001624 <Light1>
		Light2(SET, SET);
 80008e8:	2101      	movs	r1, #1
 80008ea:	2001      	movs	r0, #1
 80008ec:	f000 feb4 	bl	8001658 <Light2>
		Light3(SET, RESET);
 80008f0:	2100      	movs	r1, #0
 80008f2:	2001      	movs	r0, #1
 80008f4:	f000 fecc 	bl	8001690 <Light3>
		Light4(SET, SET);
 80008f8:	2101      	movs	r1, #1
 80008fa:	2001      	movs	r0, #1
 80008fc:	f000 fee4 	bl	80016c8 <Light4>
		lcd_goto_XY(1, 0);
 8000900:	2100      	movs	r1, #0
 8000902:	2001      	movs	r0, #1
 8000904:	f000 fb06 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("GREEN");
 8000908:	4835      	ldr	r0, [pc, #212]	; (80009e0 <fsm_manual+0x228>)
 800090a:	f000 fac3 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 800090e:	2100      	movs	r1, #0
 8000910:	2002      	movs	r0, #2
 8000912:	f000 faff 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("RED");
 8000916:	4831      	ldr	r0, [pc, #196]	; (80009dc <fsm_manual+0x224>)
 8000918:	f000 fabc 	bl	8000e94 <lcd_send_string>
		if (isButtonPressed(0) == 1) {
 800091c:	2000      	movs	r0, #0
 800091e:	f7ff fc15 	bl	800014c <isButtonPressed>
 8000922:	4603      	mov	r3, r0
 8000924:	2b01      	cmp	r3, #1
 8000926:	d109      	bne.n	800093c <fsm_manual+0x184>
			status = AUTO_GREEN_RED;
 8000928:	4b2b      	ldr	r3, [pc, #172]	; (80009d8 <fsm_manual+0x220>)
 800092a:	2204      	movs	r2, #4
 800092c:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 800092e:	f000 fac6 	bl	8000ebe <lcd_clear_display>
			setTimer(1, 1000);
 8000932:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000936:	2001      	movs	r0, #1
 8000938:	f000 fdf0 	bl	800151c <setTimer>
		}
		if (isButtonPressed(1) == 1) {
 800093c:	2001      	movs	r0, #1
 800093e:	f7ff fc05 	bl	800014c <isButtonPressed>
 8000942:	4603      	mov	r3, r0
 8000944:	2b01      	cmp	r3, #1
 8000946:	d144      	bne.n	80009d2 <fsm_manual+0x21a>
			status = MAN_YELLOW_RED;
 8000948:	4b23      	ldr	r3, [pc, #140]	; (80009d8 <fsm_manual+0x220>)
 800094a:	2214      	movs	r2, #20
 800094c:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 800094e:	f000 fab6 	bl	8000ebe <lcd_clear_display>
		}

		break;
 8000952:	e03e      	b.n	80009d2 <fsm_manual+0x21a>
	case MAN_YELLOW_RED:
		Light1(RESET, SET);
 8000954:	2101      	movs	r1, #1
 8000956:	2000      	movs	r0, #0
 8000958:	f000 fe64 	bl	8001624 <Light1>
		Light2(SET, SET);
 800095c:	2101      	movs	r1, #1
 800095e:	2001      	movs	r0, #1
 8000960:	f000 fe7a 	bl	8001658 <Light2>
		Light3(RESET, SET);
 8000964:	2101      	movs	r1, #1
 8000966:	2000      	movs	r0, #0
 8000968:	f000 fe92 	bl	8001690 <Light3>
		Light4(SET, SET);
 800096c:	2101      	movs	r1, #1
 800096e:	2001      	movs	r0, #1
 8000970:	f000 feaa 	bl	80016c8 <Light4>
		lcd_goto_XY(1, 0);
 8000974:	2100      	movs	r1, #0
 8000976:	2001      	movs	r0, #1
 8000978:	f000 facc 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("YELLOW");
 800097c:	4819      	ldr	r0, [pc, #100]	; (80009e4 <fsm_manual+0x22c>)
 800097e:	f000 fa89 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000982:	2100      	movs	r1, #0
 8000984:	2002      	movs	r0, #2
 8000986:	f000 fac5 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("RED");
 800098a:	4814      	ldr	r0, [pc, #80]	; (80009dc <fsm_manual+0x224>)
 800098c:	f000 fa82 	bl	8000e94 <lcd_send_string>
		if (isButtonPressed(0) == 1) {
 8000990:	2000      	movs	r0, #0
 8000992:	f7ff fbdb 	bl	800014c <isButtonPressed>
 8000996:	4603      	mov	r3, r0
 8000998:	2b01      	cmp	r3, #1
 800099a:	d109      	bne.n	80009b0 <fsm_manual+0x1f8>
			status = AUTO_YELLOW_RED;
 800099c:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <fsm_manual+0x220>)
 800099e:	2205      	movs	r2, #5
 80009a0:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 80009a2:	f000 fa8c 	bl	8000ebe <lcd_clear_display>
			setTimer(1, 1000);
 80009a6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009aa:	2001      	movs	r0, #1
 80009ac:	f000 fdb6 	bl	800151c <setTimer>
		}
		if (isButtonPressed(1) == 1) {
 80009b0:	2001      	movs	r0, #1
 80009b2:	f7ff fbcb 	bl	800014c <isButtonPressed>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d104      	bne.n	80009c6 <fsm_manual+0x20e>
			status = MAN_RED_GREEN;
 80009bc:	4b06      	ldr	r3, [pc, #24]	; (80009d8 <fsm_manual+0x220>)
 80009be:	220c      	movs	r2, #12
 80009c0:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 80009c2:	f000 fa7c 	bl	8000ebe <lcd_clear_display>
		}

	default:
		break;
 80009c6:	bf00      	nop
 80009c8:	e004      	b.n	80009d4 <fsm_manual+0x21c>
		break;
 80009ca:	bf00      	nop
 80009cc:	e002      	b.n	80009d4 <fsm_manual+0x21c>
		break;
 80009ce:	bf00      	nop
 80009d0:	e000      	b.n	80009d4 <fsm_manual+0x21c>
		break;
 80009d2:	bf00      	nop
	}
}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200000d4 	.word	0x200000d4
 80009dc:	08004224 	.word	0x08004224
 80009e0:	08004228 	.word	0x08004228
 80009e4:	08004230 	.word	0x08004230

080009e8 <fsm_setting>:
 */

#include "fsm_setting.h"
#include "fsm_automatic.h"

void fsm_setting() {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	switch (status) {
 80009ec:	4bbf      	ldr	r3, [pc, #764]	; (8000cec <fsm_setting+0x304>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	3b0f      	subs	r3, #15
 80009f2:	2b04      	cmp	r3, #4
 80009f4:	f200 816c 	bhi.w	8000cd0 <fsm_setting+0x2e8>
 80009f8:	a201      	add	r2, pc, #4	; (adr r2, 8000a00 <fsm_setting+0x18>)
 80009fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009fe:	bf00      	nop
 8000a00:	08000a15 	.word	0x08000a15
 8000a04:	08000ab7 	.word	0x08000ab7
 8000a08:	08000b59 	.word	0x08000b59
 8000a0c:	08000c17 	.word	0x08000c17
 8000a10:	08000c6d 	.word	0x08000c6d
	case SET_RED:
		Light1(SET, SET);
 8000a14:	2101      	movs	r1, #1
 8000a16:	2001      	movs	r0, #1
 8000a18:	f000 fe04 	bl	8001624 <Light1>
		Light2(SET, SET);
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	2001      	movs	r0, #1
 8000a20:	f000 fe1a 	bl	8001658 <Light2>
		Light3(SET, SET);
 8000a24:	2101      	movs	r1, #1
 8000a26:	2001      	movs	r0, #1
 8000a28:	f000 fe32 	bl	8001690 <Light3>
		Light4(SET, SET);
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 fe4a 	bl	80016c8 <Light4>
		lcd_goto_XY(1, 0);
 8000a34:	2100      	movs	r1, #0
 8000a36:	2001      	movs	r0, #1
 8000a38:	f000 fa6c 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("SET RED TIME");
 8000a3c:	48ac      	ldr	r0, [pc, #688]	; (8000cf0 <fsm_setting+0x308>)
 8000a3e:	f000 fa29 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000a42:	2100      	movs	r1, #0
 8000a44:	2002      	movs	r0, #2
 8000a46:	f000 fa65 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string(" RED TIME: ");
 8000a4a:	48aa      	ldr	r0, [pc, #680]	; (8000cf4 <fsm_setting+0x30c>)
 8000a4c:	f000 fa22 	bl	8000e94 <lcd_send_string>
		lcd_display_value(2, 11, set_red);
 8000a50:	4ba9      	ldr	r3, [pc, #676]	; (8000cf8 <fsm_setting+0x310>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	461a      	mov	r2, r3
 8000a56:	210b      	movs	r1, #11
 8000a58:	2002      	movs	r0, #2
 8000a5a:	f000 fa37 	bl	8000ecc <lcd_display_value>
		if (isButtonPressed(1) == 1) {
 8000a5e:	2001      	movs	r0, #1
 8000a60:	f7ff fb74 	bl	800014c <isButtonPressed>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d10d      	bne.n	8000a86 <fsm_setting+0x9e>
			set_red++;
 8000a6a:	4ba3      	ldr	r3, [pc, #652]	; (8000cf8 <fsm_setting+0x310>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	4aa1      	ldr	r2, [pc, #644]	; (8000cf8 <fsm_setting+0x310>)
 8000a72:	6013      	str	r3, [r2, #0]
			if (set_red > 99) {
 8000a74:	4ba0      	ldr	r3, [pc, #640]	; (8000cf8 <fsm_setting+0x310>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b63      	cmp	r3, #99	; 0x63
 8000a7a:	dd04      	ble.n	8000a86 <fsm_setting+0x9e>
				set_red = 0;
 8000a7c:	4b9e      	ldr	r3, [pc, #632]	; (8000cf8 <fsm_setting+0x310>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
				lcd_clear_display();
 8000a82:	f000 fa1c 	bl	8000ebe <lcd_clear_display>
			}
		}
		if (isButtonPressed(2) == 1) {
 8000a86:	2002      	movs	r0, #2
 8000a88:	f7ff fb60 	bl	800014c <isButtonPressed>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d106      	bne.n	8000aa0 <fsm_setting+0xb8>
			status = SET_GREEN;
 8000a92:	4b96      	ldr	r3, [pc, #600]	; (8000cec <fsm_setting+0x304>)
 8000a94:	2210      	movs	r2, #16
 8000a96:	601a      	str	r2, [r3, #0]
			red_value = set_red;
 8000a98:	4b97      	ldr	r3, [pc, #604]	; (8000cf8 <fsm_setting+0x310>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a97      	ldr	r2, [pc, #604]	; (8000cfc <fsm_setting+0x314>)
 8000a9e:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f7ff fb53 	bl	800014c <isButtonPressed>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	f040 8113 	bne.w	8000cd4 <fsm_setting+0x2ec>
			status = SET_GREEN;
 8000aae:	4b8f      	ldr	r3, [pc, #572]	; (8000cec <fsm_setting+0x304>)
 8000ab0:	2210      	movs	r2, #16
 8000ab2:	601a      	str	r2, [r3, #0]
		}

		break;
 8000ab4:	e10e      	b.n	8000cd4 <fsm_setting+0x2ec>
	case SET_GREEN:
		Light1(SET, RESET);
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f000 fdb3 	bl	8001624 <Light1>
		Light2(SET, RESET);
 8000abe:	2100      	movs	r1, #0
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	f000 fdc9 	bl	8001658 <Light2>
		Light3(SET, RESET);
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f000 fde1 	bl	8001690 <Light3>
		Light4(SET, RESET);
 8000ace:	2100      	movs	r1, #0
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f000 fdf9 	bl	80016c8 <Light4>
		if (isButtonPressed(1) == 1) {
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	f7ff fb38 	bl	800014c <isButtonPressed>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d10d      	bne.n	8000afe <fsm_setting+0x116>
			set_green++;
 8000ae2:	4b87      	ldr	r3, [pc, #540]	; (8000d00 <fsm_setting+0x318>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	4a85      	ldr	r2, [pc, #532]	; (8000d00 <fsm_setting+0x318>)
 8000aea:	6013      	str	r3, [r2, #0]
			if (set_green > 99) {
 8000aec:	4b84      	ldr	r3, [pc, #528]	; (8000d00 <fsm_setting+0x318>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b63      	cmp	r3, #99	; 0x63
 8000af2:	dd04      	ble.n	8000afe <fsm_setting+0x116>
				set_green = 0;
 8000af4:	4b82      	ldr	r3, [pc, #520]	; (8000d00 <fsm_setting+0x318>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
				lcd_clear_display();
 8000afa:	f000 f9e0 	bl	8000ebe <lcd_clear_display>
			}
		}
		lcd_goto_XY(1, 0);
 8000afe:	2100      	movs	r1, #0
 8000b00:	2001      	movs	r0, #1
 8000b02:	f000 fa07 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("SET GREEN TIME");
 8000b06:	487f      	ldr	r0, [pc, #508]	; (8000d04 <fsm_setting+0x31c>)
 8000b08:	f000 f9c4 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2002      	movs	r0, #2
 8000b10:	f000 fa00 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string(" GREEN TIME: ");
 8000b14:	487c      	ldr	r0, [pc, #496]	; (8000d08 <fsm_setting+0x320>)
 8000b16:	f000 f9bd 	bl	8000e94 <lcd_send_string>
		lcd_display_value(2, 13, set_green);
 8000b1a:	4b79      	ldr	r3, [pc, #484]	; (8000d00 <fsm_setting+0x318>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	461a      	mov	r2, r3
 8000b20:	210d      	movs	r1, #13
 8000b22:	2002      	movs	r0, #2
 8000b24:	f000 f9d2 	bl	8000ecc <lcd_display_value>
		if (isButtonPressed(2) == 1) {
 8000b28:	2002      	movs	r0, #2
 8000b2a:	f7ff fb0f 	bl	800014c <isButtonPressed>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d106      	bne.n	8000b42 <fsm_setting+0x15a>
			status = SET_YELLOW;
 8000b34:	4b6d      	ldr	r3, [pc, #436]	; (8000cec <fsm_setting+0x304>)
 8000b36:	2211      	movs	r2, #17
 8000b38:	601a      	str	r2, [r3, #0]
			green_value = set_green;
 8000b3a:	4b71      	ldr	r3, [pc, #452]	; (8000d00 <fsm_setting+0x318>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a73      	ldr	r2, [pc, #460]	; (8000d0c <fsm_setting+0x324>)
 8000b40:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000b42:	2000      	movs	r0, #0
 8000b44:	f7ff fb02 	bl	800014c <isButtonPressed>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	f040 80c4 	bne.w	8000cd8 <fsm_setting+0x2f0>
			status = SET_YELLOW;
 8000b50:	4b66      	ldr	r3, [pc, #408]	; (8000cec <fsm_setting+0x304>)
 8000b52:	2211      	movs	r2, #17
 8000b54:	601a      	str	r2, [r3, #0]
		}
		break;
 8000b56:	e0bf      	b.n	8000cd8 <fsm_setting+0x2f0>
	case SET_YELLOW:
		Light1(RESET, SET);
 8000b58:	2101      	movs	r1, #1
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f000 fd62 	bl	8001624 <Light1>
		Light2(RESET, SET);
 8000b60:	2101      	movs	r1, #1
 8000b62:	2000      	movs	r0, #0
 8000b64:	f000 fd78 	bl	8001658 <Light2>
		Light3(RESET, SET);
 8000b68:	2101      	movs	r1, #1
 8000b6a:	2000      	movs	r0, #0
 8000b6c:	f000 fd90 	bl	8001690 <Light3>
		Light4(RESET, SET);
 8000b70:	2101      	movs	r1, #1
 8000b72:	2000      	movs	r0, #0
 8000b74:	f000 fda8 	bl	80016c8 <Light4>
		if (isButtonPressed(1) == 1) {
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f7ff fae7 	bl	800014c <isButtonPressed>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d10d      	bne.n	8000ba0 <fsm_setting+0x1b8>
			set_yellow++;
 8000b84:	4b62      	ldr	r3, [pc, #392]	; (8000d10 <fsm_setting+0x328>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	4a61      	ldr	r2, [pc, #388]	; (8000d10 <fsm_setting+0x328>)
 8000b8c:	6013      	str	r3, [r2, #0]
			if (set_yellow > 99) {
 8000b8e:	4b60      	ldr	r3, [pc, #384]	; (8000d10 <fsm_setting+0x328>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b63      	cmp	r3, #99	; 0x63
 8000b94:	dd04      	ble.n	8000ba0 <fsm_setting+0x1b8>
				set_yellow = 0;
 8000b96:	4b5e      	ldr	r3, [pc, #376]	; (8000d10 <fsm_setting+0x328>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
				lcd_clear_display();
 8000b9c:	f000 f98f 	bl	8000ebe <lcd_clear_display>
			}
		}
		lcd_goto_XY(1, 0);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	f000 f9b6 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("SET YELLOW TIME");
 8000ba8:	485a      	ldr	r0, [pc, #360]	; (8000d14 <fsm_setting+0x32c>)
 8000baa:	f000 f973 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2002      	movs	r0, #2
 8000bb2:	f000 f9af 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string(" YELLOW TIME: ");
 8000bb6:	4858      	ldr	r0, [pc, #352]	; (8000d18 <fsm_setting+0x330>)
 8000bb8:	f000 f96c 	bl	8000e94 <lcd_send_string>
		lcd_display_value(2, 14, set_yellow);
 8000bbc:	4b54      	ldr	r3, [pc, #336]	; (8000d10 <fsm_setting+0x328>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	210e      	movs	r1, #14
 8000bc4:	2002      	movs	r0, #2
 8000bc6:	f000 f981 	bl	8000ecc <lcd_display_value>
		if (isButtonPressed(2) == 1) {
 8000bca:	2002      	movs	r0, #2
 8000bcc:	f7ff fabe 	bl	800014c <isButtonPressed>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d113      	bne.n	8000bfe <fsm_setting+0x216>
		    if (set_green + set_yellow != set_red) {
 8000bd6:	4b4a      	ldr	r3, [pc, #296]	; (8000d00 <fsm_setting+0x318>)
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	4b4d      	ldr	r3, [pc, #308]	; (8000d10 <fsm_setting+0x328>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	441a      	add	r2, r3
 8000be0:	4b45      	ldr	r3, [pc, #276]	; (8000cf8 <fsm_setting+0x310>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d003      	beq.n	8000bf0 <fsm_setting+0x208>
		        status = FIX;
 8000be8:	4b40      	ldr	r3, [pc, #256]	; (8000cec <fsm_setting+0x304>)
 8000bea:	2212      	movs	r2, #18
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	e006      	b.n	8000bfe <fsm_setting+0x216>
		    } else {
		        status = DONE;
 8000bf0:	4b3e      	ldr	r3, [pc, #248]	; (8000cec <fsm_setting+0x304>)
 8000bf2:	2213      	movs	r2, #19
 8000bf4:	601a      	str	r2, [r3, #0]
		        yellow_value = set_yellow;
 8000bf6:	4b46      	ldr	r3, [pc, #280]	; (8000d10 <fsm_setting+0x328>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a48      	ldr	r2, [pc, #288]	; (8000d1c <fsm_setting+0x334>)
 8000bfc:	6013      	str	r3, [r2, #0]
		    }
		}
		if (isButtonPressed(0) == 1) {
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff faa4 	bl	800014c <isButtonPressed>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d168      	bne.n	8000cdc <fsm_setting+0x2f4>
			status = SET_RED;
 8000c0a:	4b38      	ldr	r3, [pc, #224]	; (8000cec <fsm_setting+0x304>)
 8000c0c:	220f      	movs	r2, #15
 8000c0e:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 8000c10:	f000 f955 	bl	8000ebe <lcd_clear_display>

		}
		break;
 8000c14:	e062      	b.n	8000cdc <fsm_setting+0x2f4>
	case FIX:
		Light1(RESET, RESET);
 8000c16:	2100      	movs	r1, #0
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f000 fd03 	bl	8001624 <Light1>
		Light2(RESET, RESET);
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2000      	movs	r0, #0
 8000c22:	f000 fd19 	bl	8001658 <Light2>
		Light3(RESET, RESET);
 8000c26:	2100      	movs	r1, #0
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f000 fd31 	bl	8001690 <Light3>
		Light4(RESET, RESET);
 8000c2e:	2100      	movs	r1, #0
 8000c30:	2000      	movs	r0, #0
 8000c32:	f000 fd49 	bl	80016c8 <Light4>
		lcd_goto_XY(1, 0);
 8000c36:	2100      	movs	r1, #0
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f000 f96b 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("ERROR TIME");
 8000c3e:	4838      	ldr	r0, [pc, #224]	; (8000d20 <fsm_setting+0x338>)
 8000c40:	f000 f928 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000c44:	2100      	movs	r1, #0
 8000c46:	2002      	movs	r0, #2
 8000c48:	f000 f964 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string(" ");
 8000c4c:	4835      	ldr	r0, [pc, #212]	; (8000d24 <fsm_setting+0x33c>)
 8000c4e:	f000 f921 	bl	8000e94 <lcd_send_string>
		updateCountSet();
 8000c52:	f7ff fbe3 	bl	800041c <updateCountSet>
		if (count_set >= 3) {
 8000c56:	4b34      	ldr	r3, [pc, #208]	; (8000d28 <fsm_setting+0x340>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2b02      	cmp	r3, #2
 8000c5c:	dd40      	ble.n	8000ce0 <fsm_setting+0x2f8>
			count_set = 0;
 8000c5e:	4b32      	ldr	r3, [pc, #200]	; (8000d28 <fsm_setting+0x340>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
			status = SET_RED;
 8000c64:	4b21      	ldr	r3, [pc, #132]	; (8000cec <fsm_setting+0x304>)
 8000c66:	220f      	movs	r2, #15
 8000c68:	601a      	str	r2, [r3, #0]
		}
		break;
 8000c6a:	e039      	b.n	8000ce0 <fsm_setting+0x2f8>
	case DONE:
		Light1(RESET, RESET);
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fcd8 	bl	8001624 <Light1>
		Light2(RESET, RESET);
 8000c74:	2100      	movs	r1, #0
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 fcee 	bl	8001658 <Light2>
		Light3(RESET, RESET);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f000 fd06 	bl	8001690 <Light3>
		Light4(RESET, RESET);
 8000c84:	2100      	movs	r1, #0
 8000c86:	2000      	movs	r0, #0
 8000c88:	f000 fd1e 	bl	80016c8 <Light4>
		lcd_goto_XY(1, 0);
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f000 f940 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string("PERFECT TIME");
 8000c94:	4825      	ldr	r0, [pc, #148]	; (8000d2c <fsm_setting+0x344>)
 8000c96:	f000 f8fd 	bl	8000e94 <lcd_send_string>
		lcd_goto_XY(2, 0);
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	2002      	movs	r0, #2
 8000c9e:	f000 f939 	bl	8000f14 <lcd_goto_XY>
		lcd_send_string(" ");
 8000ca2:	4820      	ldr	r0, [pc, #128]	; (8000d24 <fsm_setting+0x33c>)
 8000ca4:	f000 f8f6 	bl	8000e94 <lcd_send_string>
		updateCountSet();
 8000ca8:	f7ff fbb8 	bl	800041c <updateCountSet>
		if (count_set >= 3) {
 8000cac:	4b1e      	ldr	r3, [pc, #120]	; (8000d28 <fsm_setting+0x340>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	dd17      	ble.n	8000ce4 <fsm_setting+0x2fc>
			count_set = 0;
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <fsm_setting+0x340>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
			status = AUTO_RED_GREEN;
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <fsm_setting+0x304>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	601a      	str	r2, [r3, #0]
			setTimer(1, 1000);
 8000cc0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	f000 fc29 	bl	800151c <setTimer>
			lcd_clear_display();
 8000cca:	f000 f8f8 	bl	8000ebe <lcd_clear_display>
		}
		break;
 8000cce:	e009      	b.n	8000ce4 <fsm_setting+0x2fc>
	default:
		break;
 8000cd0:	bf00      	nop
 8000cd2:	e008      	b.n	8000ce6 <fsm_setting+0x2fe>
		break;
 8000cd4:	bf00      	nop
 8000cd6:	e006      	b.n	8000ce6 <fsm_setting+0x2fe>
		break;
 8000cd8:	bf00      	nop
 8000cda:	e004      	b.n	8000ce6 <fsm_setting+0x2fe>
		break;
 8000cdc:	bf00      	nop
 8000cde:	e002      	b.n	8000ce6 <fsm_setting+0x2fe>
		break;
 8000ce0:	bf00      	nop
 8000ce2:	e000      	b.n	8000ce6 <fsm_setting+0x2fe>
		break;
 8000ce4:	bf00      	nop
	}
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	200000d4 	.word	0x200000d4
 8000cf0:	08004238 	.word	0x08004238
 8000cf4:	08004248 	.word	0x08004248
 8000cf8:	20000108 	.word	0x20000108
 8000cfc:	20000100 	.word	0x20000100
 8000d00:	200000fc 	.word	0x200000fc
 8000d04:	08004254 	.word	0x08004254
 8000d08:	08004264 	.word	0x08004264
 8000d0c:	2000010c 	.word	0x2000010c
 8000d10:	20000104 	.word	0x20000104
 8000d14:	08004274 	.word	0x08004274
 8000d18:	08004284 	.word	0x08004284
 8000d1c:	20000110 	.word	0x20000110
 8000d20:	08004294 	.word	0x08004294
 8000d24:	080042a0 	.word	0x080042a0
 8000d28:	200000f8 	.word	0x200000f8
 8000d2c:	080042a4 	.word	0x080042a4

08000d30 <setvalue>:

int set_red;
int set_yellow;
int set_green;

void setvalue() {
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
	red_value = count_R;
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <setvalue+0x30>)
 8000d36:	220b      	movs	r2, #11
 8000d38:	601a      	str	r2, [r3, #0]
	green_value = count_G;
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <setvalue+0x34>)
 8000d3c:	2206      	movs	r2, #6
 8000d3e:	601a      	str	r2, [r3, #0]
	yellow_value = count_Y;
 8000d40:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <setvalue+0x38>)
 8000d42:	2205      	movs	r2, #5
 8000d44:	601a      	str	r2, [r3, #0]

	set_red = count_R;
 8000d46:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <setvalue+0x3c>)
 8000d48:	220b      	movs	r2, #11
 8000d4a:	601a      	str	r2, [r3, #0]
	set_yellow = count_Y;
 8000d4c:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <setvalue+0x40>)
 8000d4e:	2205      	movs	r2, #5
 8000d50:	601a      	str	r2, [r3, #0]
	set_green = count_G;
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <setvalue+0x44>)
 8000d54:	2206      	movs	r2, #6
 8000d56:	601a      	str	r2, [r3, #0]

}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr
 8000d60:	20000100 	.word	0x20000100
 8000d64:	2000010c 	.word	0x2000010c
 8000d68:	20000110 	.word	0x20000110
 8000d6c:	20000108 	.word	0x20000108
 8000d70:	20000104 	.word	0x20000104
 8000d74:	200000fc 	.word	0x200000fc

08000d78 <lcd_send_cmd>:

extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd(char cmd) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af02      	add	r7, sp, #8
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	f023 030f 	bic.w	r3, r3, #15
 8000d88:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	011b      	lsls	r3, r3, #4
 8000d8e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  //en=1, rs=0
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	f043 030c 	orr.w	r3, r3, #12
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  //en=0, rs=0
 8000d9a:	7bfb      	ldrb	r3, [r7, #15]
 8000d9c:	f043 0308 	orr.w	r3, r3, #8
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  //en=1, rs=0
 8000da4:	7bbb      	ldrb	r3, [r7, #14]
 8000da6:	f043 030c 	orr.w	r3, r3, #12
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  //en=0, rs=0
 8000dae:	7bbb      	ldrb	r3, [r7, #14]
 8000db0:	f043 0308 	orr.w	r3, r3, #8
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 8000db8:	f107 0208 	add.w	r2, r7, #8
 8000dbc:	2364      	movs	r3, #100	; 0x64
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2304      	movs	r3, #4
 8000dc2:	2142      	movs	r1, #66	; 0x42
 8000dc4:	4803      	ldr	r0, [pc, #12]	; (8000dd4 <lcd_send_cmd+0x5c>)
 8000dc6:	f001 f96f 	bl	80020a8 <HAL_I2C_Master_Transmit>
			100);
}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000114 	.word	0x20000114

08000dd8 <lcd_send_data>:

void lcd_send_data(char data) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af02      	add	r7, sp, #8
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	f023 030f 	bic.w	r3, r3, #15
 8000de8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	011b      	lsls	r3, r3, #4
 8000dee:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  //en=1, rs=0
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	f043 030d 	orr.w	r3, r3, #13
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  //en=0, rs=0
 8000dfa:	7bfb      	ldrb	r3, [r7, #15]
 8000dfc:	f043 0309 	orr.w	r3, r3, #9
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  //en=1, rs=0
 8000e04:	7bbb      	ldrb	r3, [r7, #14]
 8000e06:	f043 030d 	orr.w	r3, r3, #13
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  //en=0, rs=0
 8000e0e:	7bbb      	ldrb	r3, [r7, #14]
 8000e10:	f043 0309 	orr.w	r3, r3, #9
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 8000e18:	f107 0208 	add.w	r2, r7, #8
 8000e1c:	2364      	movs	r3, #100	; 0x64
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	2304      	movs	r3, #4
 8000e22:	2142      	movs	r1, #66	; 0x42
 8000e24:	4803      	ldr	r0, [pc, #12]	; (8000e34 <lcd_send_data+0x5c>)
 8000e26:	f001 f93f 	bl	80020a8 <HAL_I2C_Master_Transmit>
			100);
}
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000114 	.word	0x20000114

08000e38 <lcd_init>:

void lcd_init(void) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x33); /* set 4-bits interface */
 8000e3c:	2033      	movs	r0, #51	; 0x33
 8000e3e:	f7ff ff9b 	bl	8000d78 <lcd_send_cmd>
	lcd_send_cmd(0x32);
 8000e42:	2032      	movs	r0, #50	; 0x32
 8000e44:	f7ff ff98 	bl	8000d78 <lcd_send_cmd>
	HAL_Delay(50);
 8000e48:	2032      	movs	r0, #50	; 0x32
 8000e4a:	f000 fce1 	bl	8001810 <HAL_Delay>
	lcd_send_cmd(0x28); /* start to set LCD function */
 8000e4e:	2028      	movs	r0, #40	; 0x28
 8000e50:	f7ff ff92 	bl	8000d78 <lcd_send_cmd>
	HAL_Delay(50);
 8000e54:	2032      	movs	r0, #50	; 0x32
 8000e56:	f000 fcdb 	bl	8001810 <HAL_Delay>
	lcd_send_cmd(0x01); /* clear display */
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f7ff ff8c 	bl	8000d78 <lcd_send_cmd>
	HAL_Delay(50);
 8000e60:	2032      	movs	r0, #50	; 0x32
 8000e62:	f000 fcd5 	bl	8001810 <HAL_Delay>
	lcd_send_cmd(0x06); /* set entry mode */
 8000e66:	2006      	movs	r0, #6
 8000e68:	f7ff ff86 	bl	8000d78 <lcd_send_cmd>
	HAL_Delay(50);
 8000e6c:	2032      	movs	r0, #50	; 0x32
 8000e6e:	f000 fccf 	bl	8001810 <HAL_Delay>
	lcd_send_cmd(0x0c); /* set display to on */
 8000e72:	200c      	movs	r0, #12
 8000e74:	f7ff ff80 	bl	8000d78 <lcd_send_cmd>
	HAL_Delay(50);
 8000e78:	2032      	movs	r0, #50	; 0x32
 8000e7a:	f000 fcc9 	bl	8001810 <HAL_Delay>
	lcd_send_cmd(0x02); /* move cursor to home and set data address to 0 */
 8000e7e:	2002      	movs	r0, #2
 8000e80:	f7ff ff7a 	bl	8000d78 <lcd_send_cmd>
	HAL_Delay(50);
 8000e84:	2032      	movs	r0, #50	; 0x32
 8000e86:	f000 fcc3 	bl	8001810 <HAL_Delay>
	lcd_send_cmd(0x80);
 8000e8a:	2080      	movs	r0, #128	; 0x80
 8000e8c:	f7ff ff74 	bl	8000d78 <lcd_send_cmd>
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <lcd_send_string>:

void lcd_send_string(char *str) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	while (*str)
 8000e9c:	e006      	b.n	8000eac <lcd_send_string+0x18>
		lcd_send_data(*str++);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ff96 	bl	8000dd8 <lcd_send_data>
	while (*str)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1f4      	bne.n	8000e9e <lcd_send_string+0xa>
}
 8000eb4:	bf00      	nop
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <lcd_clear_display>:

void lcd_clear_display(void) {
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01); //clear display
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f7ff ff58 	bl	8000d78 <lcd_send_cmd>
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <lcd_display_value>:
void lcd_display_value(int row, int col, int value) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
    char *buffer = (char *)malloc(5 * sizeof(char)); // Cấp phát động 5 bytes (đủ cho 4 chữ số và '\0')
 8000ed8:	2005      	movs	r0, #5
 8000eda:	f002 fd45 	bl	8003968 <malloc>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	617b      	str	r3, [r7, #20]
    if (buffer == NULL) return; // Kiểm tra cấp phát thành công
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d00f      	beq.n	8000f08 <lcd_display_value+0x3c>

    sprintf(buffer, "%-11d", value); // Chuyển giá trị thành chuỗi
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	4909      	ldr	r1, [pc, #36]	; (8000f10 <lcd_display_value+0x44>)
 8000eec:	6978      	ldr	r0, [r7, #20]
 8000eee:	f002 fe09 	bl	8003b04 <siprintf>
    lcd_goto_XY(row, col);
 8000ef2:	68b9      	ldr	r1, [r7, #8]
 8000ef4:	68f8      	ldr	r0, [r7, #12]
 8000ef6:	f000 f80d 	bl	8000f14 <lcd_goto_XY>
    lcd_send_string(buffer);
 8000efa:	6978      	ldr	r0, [r7, #20]
 8000efc:	f7ff ffca 	bl	8000e94 <lcd_send_string>

    free(buffer); // Giải phóng bộ nhớ sau khi dùng
 8000f00:	6978      	ldr	r0, [r7, #20]
 8000f02:	f002 fd39 	bl	8003978 <free>
 8000f06:	e000      	b.n	8000f0a <lcd_display_value+0x3e>
    if (buffer == NULL) return; // Kiểm tra cấp phát thành công
 8000f08:	bf00      	nop
}
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	080042b4 	.word	0x080042b4

08000f14 <lcd_goto_XY>:



void lcd_goto_XY(int row, int col) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if (row == 1) {
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d108      	bne.n	8000f36 <lcd_goto_XY+0x22>
		pos_Addr = 0x80 + row - 1 + col;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	4413      	add	r3, r2
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	337f      	adds	r3, #127	; 0x7f
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	e008      	b.n	8000f48 <lcd_goto_XY+0x34>
	} else {
		pos_Addr = 0x80 | (0x40 + col);
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	3340      	adds	r3, #64	; 0x40
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	b25b      	sxtb	r3, r3
 8000f40:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff ff14 	bl	8000d78 <lcd_send_cmd>
}
 8000f50:	bf00      	nop
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5c:	f000 fbf6 	bl	800174c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f60:	f000 f820 	bl	8000fa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f64:	f000 f904 	bl	8001170 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f68:	f000 f8d8 	bl	800111c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f6c:	f000 f85c 	bl	8001028 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000f70:	f000 f888 	bl	8001084 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f74:	4809      	ldr	r0, [pc, #36]	; (8000f9c <main+0x44>)
 8000f76:	f002 f84d 	bl	8003014 <HAL_TIM_Base_Start_IT>
  setvalue();
 8000f7a:	f7ff fed9 	bl	8000d30 <setvalue>
  lcd_init();
 8000f7e:	f7ff ff5b 	bl	8000e38 <lcd_init>
  lcd_clear_display();
 8000f82:	f7ff ff9c 	bl	8000ebe <lcd_clear_display>
  status = INIT;
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <main+0x48>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  fsm_auto_run();
 8000f8c:	f7ff fa5e 	bl	800044c <fsm_auto_run>
	  fsm_manual();
 8000f90:	f7ff fc12 	bl	80007b8 <fsm_manual>
	  fsm_setting();
 8000f94:	f7ff fd28 	bl	80009e8 <fsm_setting>
  {
 8000f98:	e7f8      	b.n	8000f8c <main+0x34>
 8000f9a:	bf00      	nop
 8000f9c:	20000168 	.word	0x20000168
 8000fa0:	200000d4 	.word	0x200000d4

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b090      	sub	sp, #64	; 0x40
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0318 	add.w	r3, r7, #24
 8000fae:	2228      	movs	r2, #40	; 0x28
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f002 fce8 	bl	8003988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fce:	2310      	movs	r3, #16
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000fda:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe0:	f107 0318 	add.w	r3, r7, #24
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f001 fbb7 	bl	8002758 <HAL_RCC_OscConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ff0:	f000 f970 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001004:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2102      	movs	r1, #2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fe22 	bl	8002c58 <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800101a:	f000 f95b 	bl	80012d4 <Error_Handler>
  }
}
 800101e:	bf00      	nop
 8001020:	3740      	adds	r7, #64	; 0x40
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <MX_I2C1_Init+0x50>)
 800102e:	4a13      	ldr	r2, [pc, #76]	; (800107c <MX_I2C1_Init+0x54>)
 8001030:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_I2C1_Init+0x50>)
 8001034:	4a12      	ldr	r2, [pc, #72]	; (8001080 <MX_I2C1_Init+0x58>)
 8001036:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <MX_I2C1_Init+0x50>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <MX_I2C1_Init+0x50>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <MX_I2C1_Init+0x50>)
 8001046:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800104a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <MX_I2C1_Init+0x50>)
 800104e:	2200      	movs	r2, #0
 8001050:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <MX_I2C1_Init+0x50>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <MX_I2C1_Init+0x50>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <MX_I2C1_Init+0x50>)
 8001060:	2200      	movs	r2, #0
 8001062:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <MX_I2C1_Init+0x50>)
 8001066:	f000 fedb 	bl	8001e20 <HAL_I2C_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001070:	f000 f930 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000114 	.word	0x20000114
 800107c:	40005400 	.word	0x40005400
 8001080:	000186a0 	.word	0x000186a0

08001084 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001098:	463b      	mov	r3, r7
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <MX_TIM2_Init+0x94>)
 80010a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010a8:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <MX_TIM2_Init+0x94>)
 80010aa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b0:	4b19      	ldr	r3, [pc, #100]	; (8001118 <MX_TIM2_Init+0x94>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010b6:	4b18      	ldr	r3, [pc, #96]	; (8001118 <MX_TIM2_Init+0x94>)
 80010b8:	2209      	movs	r2, #9
 80010ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010bc:	4b16      	ldr	r3, [pc, #88]	; (8001118 <MX_TIM2_Init+0x94>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c2:	4b15      	ldr	r3, [pc, #84]	; (8001118 <MX_TIM2_Init+0x94>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010c8:	4813      	ldr	r0, [pc, #76]	; (8001118 <MX_TIM2_Init+0x94>)
 80010ca:	f001 ff53 	bl	8002f74 <HAL_TIM_Base_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010d4:	f000 f8fe 	bl	80012d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010de:	f107 0308 	add.w	r3, r7, #8
 80010e2:	4619      	mov	r1, r3
 80010e4:	480c      	ldr	r0, [pc, #48]	; (8001118 <MX_TIM2_Init+0x94>)
 80010e6:	f002 f8d7 	bl	8003298 <HAL_TIM_ConfigClockSource>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010f0:	f000 f8f0 	bl	80012d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f4:	2300      	movs	r3, #0
 80010f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010fc:	463b      	mov	r3, r7
 80010fe:	4619      	mov	r1, r3
 8001100:	4805      	ldr	r0, [pc, #20]	; (8001118 <MX_TIM2_Init+0x94>)
 8001102:	f002 fab9 	bl	8003678 <HAL_TIMEx_MasterConfigSynchronization>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800110c:	f000 f8e2 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001110:	bf00      	nop
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000168 	.word	0x20000168

0800111c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001120:	4b11      	ldr	r3, [pc, #68]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001122:	4a12      	ldr	r2, [pc, #72]	; (800116c <MX_USART2_UART_Init+0x50>)
 8001124:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001126:	4b10      	ldr	r3, [pc, #64]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001128:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800112c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800112e:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001142:	220c      	movs	r2, #12
 8001144:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001146:	4b08      	ldr	r3, [pc, #32]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800114c:	4b06      	ldr	r3, [pc, #24]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 800114e:	2200      	movs	r2, #0
 8001150:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001152:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_USART2_UART_Init+0x4c>)
 8001154:	f002 fb00 	bl	8003758 <HAL_UART_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800115e:	f000 f8b9 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200001b0 	.word	0x200001b0
 800116c:	40004400 	.word	0x40004400

08001170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001176:	f107 0310 	add.w	r3, r7, #16
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001184:	4b48      	ldr	r3, [pc, #288]	; (80012a8 <MX_GPIO_Init+0x138>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a47      	ldr	r2, [pc, #284]	; (80012a8 <MX_GPIO_Init+0x138>)
 800118a:	f043 0310 	orr.w	r3, r3, #16
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b45      	ldr	r3, [pc, #276]	; (80012a8 <MX_GPIO_Init+0x138>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0310 	and.w	r3, r3, #16
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800119c:	4b42      	ldr	r3, [pc, #264]	; (80012a8 <MX_GPIO_Init+0x138>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	4a41      	ldr	r2, [pc, #260]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011a2:	f043 0320 	orr.w	r3, r3, #32
 80011a6:	6193      	str	r3, [r2, #24]
 80011a8:	4b3f      	ldr	r3, [pc, #252]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f003 0320 	and.w	r3, r3, #32
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b4:	4b3c      	ldr	r3, [pc, #240]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4a3b      	ldr	r2, [pc, #236]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011ba:	f043 0304 	orr.w	r3, r3, #4
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b39      	ldr	r3, [pc, #228]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f003 0304 	and.w	r3, r3, #4
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011cc:	4b36      	ldr	r3, [pc, #216]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a35      	ldr	r2, [pc, #212]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011d2:	f043 0308 	orr.w	r3, r3, #8
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b33      	ldr	r3, [pc, #204]	; (80012a8 <MX_GPIO_Init+0x138>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0308 	and.w	r3, r3, #8
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A2_Pin|LD2_Pin|D7_Pin|D8_Pin, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	f44f 714c 	mov.w	r1, #816	; 0x330
 80011ea:	4830      	ldr	r0, [pc, #192]	; (80012ac <MX_GPIO_Init+0x13c>)
 80011ec:	f000 fddd 	bl	8001daa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 618f 	mov.w	r1, #1144	; 0x478
 80011f6:	482e      	ldr	r0, [pc, #184]	; (80012b0 <MX_GPIO_Init+0x140>)
 80011f8:	f000 fdd7 	bl	8001daa <HAL_GPIO_WritePin>
                          |D10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2180      	movs	r1, #128	; 0x80
 8001200:	482c      	ldr	r0, [pc, #176]	; (80012b4 <MX_GPIO_Init+0x144>)
 8001202:	f000 fdd2 	bl	8001daa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001206:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800120a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800120c:	4b2a      	ldr	r3, [pc, #168]	; (80012b8 <MX_GPIO_Init+0x148>)
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 0310 	add.w	r3, r7, #16
 8001218:	4619      	mov	r1, r3
 800121a:	4826      	ldr	r0, [pc, #152]	; (80012b4 <MX_GPIO_Init+0x144>)
 800121c:	f000 fc2a 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin;
 8001220:	2303      	movs	r3, #3
 8001222:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	4619      	mov	r1, r3
 8001232:	481e      	ldr	r0, [pc, #120]	; (80012ac <MX_GPIO_Init+0x13c>)
 8001234:	f000 fc1e 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : A2_Pin LD2_Pin D7_Pin D8_Pin */
  GPIO_InitStruct.Pin = A2_Pin|LD2_Pin|D7_Pin|D8_Pin;
 8001238:	f44f 734c 	mov.w	r3, #816	; 0x330
 800123c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123e:	2301      	movs	r3, #1
 8001240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2302      	movs	r3, #2
 8001248:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	4619      	mov	r1, r3
 8001250:	4816      	ldr	r0, [pc, #88]	; (80012ac <MX_GPIO_Init+0x13c>)
 8001252:	f000 fc0f 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin
                           D10_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin
 8001256:	f44f 638f 	mov.w	r3, #1144	; 0x478
 800125a:	613b      	str	r3, [r7, #16]
                          |D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2302      	movs	r3, #2
 8001266:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	4619      	mov	r1, r3
 800126e:	4810      	ldr	r0, [pc, #64]	; (80012b0 <MX_GPIO_Init+0x140>)
 8001270:	f000 fc00 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 8001274:	2380      	movs	r3, #128	; 0x80
 8001276:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	2301      	movs	r3, #1
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2302      	movs	r3, #2
 8001282:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 8001284:	f107 0310 	add.w	r3, r7, #16
 8001288:	4619      	mov	r1, r3
 800128a:	480a      	ldr	r0, [pc, #40]	; (80012b4 <MX_GPIO_Init+0x144>)
 800128c:	f000 fbf2 	bl	8001a74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001290:	2200      	movs	r2, #0
 8001292:	2100      	movs	r1, #0
 8001294:	2028      	movs	r0, #40	; 0x28
 8001296:	f000 fbb6 	bl	8001a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800129a:	2028      	movs	r0, #40	; 0x28
 800129c:	f000 fbcf 	bl	8001a3e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012a0:	bf00      	nop
 80012a2:	3720      	adds	r7, #32
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40010800 	.word	0x40010800
 80012b0:	40010c00 	.word	0x40010c00
 80012b4:	40011000 	.word	0x40011000
 80012b8:	10110000 	.word	0x10110000

080012bc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	getKeyInput();
 80012c4:	f7fe ff9a 	bl	80001fc <getKeyInput>
	timerRun();
 80012c8:	f000 f940 	bl	800154c <timerRun>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012dc:	e7fe      	b.n	80012dc <Error_Handler+0x8>
	...

080012e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <HAL_MspInit+0x5c>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a14      	ldr	r2, [pc, #80]	; (800133c <HAL_MspInit+0x5c>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <HAL_MspInit+0x5c>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fe:	4b0f      	ldr	r3, [pc, #60]	; (800133c <HAL_MspInit+0x5c>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a0e      	ldr	r2, [pc, #56]	; (800133c <HAL_MspInit+0x5c>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	61d3      	str	r3, [r2, #28]
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_MspInit+0x5c>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001316:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <HAL_MspInit+0x60>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	4a04      	ldr	r2, [pc, #16]	; (8001340 <HAL_MspInit+0x60>)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001332:	bf00      	nop
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	40021000 	.word	0x40021000
 8001340:	40010000 	.word	0x40010000

08001344 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a1d      	ldr	r2, [pc, #116]	; (80013d4 <HAL_I2C_MspInit+0x90>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d132      	bne.n	80013ca <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001364:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <HAL_I2C_MspInit+0x94>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	4a1b      	ldr	r2, [pc, #108]	; (80013d8 <HAL_I2C_MspInit+0x94>)
 800136a:	f043 0308 	orr.w	r3, r3, #8
 800136e:	6193      	str	r3, [r2, #24]
 8001370:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <HAL_I2C_MspInit+0x94>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	613b      	str	r3, [r7, #16]
 800137a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800137c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001382:	2312      	movs	r3, #18
 8001384:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001386:	2303      	movs	r3, #3
 8001388:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4619      	mov	r1, r3
 8001390:	4812      	ldr	r0, [pc, #72]	; (80013dc <HAL_I2C_MspInit+0x98>)
 8001392:	f000 fb6f 	bl	8001a74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001396:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <HAL_I2C_MspInit+0x9c>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	627b      	str	r3, [r7, #36]	; 0x24
 800139c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
 80013a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a6:	f043 0302 	orr.w	r3, r3, #2
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
 80013ac:	4a0c      	ldr	r2, [pc, #48]	; (80013e0 <HAL_I2C_MspInit+0x9c>)
 80013ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <HAL_I2C_MspInit+0x94>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a08      	ldr	r2, [pc, #32]	; (80013d8 <HAL_I2C_MspInit+0x94>)
 80013b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <HAL_I2C_MspInit+0x94>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013ca:	bf00      	nop
 80013cc:	3728      	adds	r7, #40	; 0x28
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40005400 	.word	0x40005400
 80013d8:	40021000 	.word	0x40021000
 80013dc:	40010c00 	.word	0x40010c00
 80013e0:	40010000 	.word	0x40010000

080013e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013f4:	d113      	bne.n	800141e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <HAL_TIM_Base_MspInit+0x44>)
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	4a0b      	ldr	r2, [pc, #44]	; (8001428 <HAL_TIM_Base_MspInit+0x44>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	61d3      	str	r3, [r2, #28]
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_TIM_Base_MspInit+0x44>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	201c      	movs	r0, #28
 8001414:	f000 faf7 	bl	8001a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001418:	201c      	movs	r0, #28
 800141a:	f000 fb10 	bl	8001a3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000

0800142c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a15      	ldr	r2, [pc, #84]	; (800149c <HAL_UART_MspInit+0x70>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d123      	bne.n	8001494 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <HAL_UART_MspInit+0x74>)
 800144e:	69db      	ldr	r3, [r3, #28]
 8001450:	4a13      	ldr	r2, [pc, #76]	; (80014a0 <HAL_UART_MspInit+0x74>)
 8001452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001456:	61d3      	str	r3, [r2, #28]
 8001458:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <HAL_UART_MspInit+0x74>)
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <HAL_UART_MspInit+0x74>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4a0d      	ldr	r2, [pc, #52]	; (80014a0 <HAL_UART_MspInit+0x74>)
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	6193      	str	r3, [r2, #24]
 8001470:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <HAL_UART_MspInit+0x74>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800147c:	230c      	movs	r3, #12
 800147e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001480:	2302      	movs	r3, #2
 8001482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001484:	2302      	movs	r3, #2
 8001486:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001488:	f107 0310 	add.w	r3, r7, #16
 800148c:	4619      	mov	r1, r3
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <HAL_UART_MspInit+0x78>)
 8001490:	f000 faf0 	bl	8001a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001494:	bf00      	nop
 8001496:	3720      	adds	r7, #32
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40004400 	.word	0x40004400
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40010800 	.word	0x40010800

080014a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014ac:	e7fe      	b.n	80014ac <NMI_Handler+0x4>

080014ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ae:	b480      	push	{r7}
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014b2:	e7fe      	b.n	80014b2 <HardFault_Handler+0x4>

080014b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <MemManage_Handler+0x4>

080014ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014be:	e7fe      	b.n	80014be <BusFault_Handler+0x4>

080014c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <UsageFault_Handler+0x4>

080014c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr

080014de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ee:	f000 f973 	bl	80017d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014fc:	4802      	ldr	r0, [pc, #8]	; (8001508 <TIM2_IRQHandler+0x10>)
 80014fe:	f001 fddb 	bl	80030b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000168 	.word	0x20000168

0800150c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001510:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001514:	f000 fc62 	bl	8001ddc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}

0800151c <setTimer>:

int timer_flag[10];
int timer_counter[10];

void setTimer(int index, int counter)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <setTimer+0x28>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2100      	movs	r1, #0
 800152c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter;
 8001530:	4905      	ldr	r1, [pc, #20]	; (8001548 <setTimer+0x2c>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	20000220 	.word	0x20000220
 8001548:	200001f8 	.word	0x200001f8

0800154c <timerRun>:

void timerRun()
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
	for(int i = 0; i < 10; i++)
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	e01c      	b.n	8001592 <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 8001558:	4a12      	ldr	r2, [pc, #72]	; (80015a4 <timerRun+0x58>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001560:	2b00      	cmp	r3, #0
 8001562:	dd13      	ble.n	800158c <timerRun+0x40>
		{
			timer_counter[i]--;
 8001564:	4a0f      	ldr	r2, [pc, #60]	; (80015a4 <timerRun+0x58>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156c:	1e5a      	subs	r2, r3, #1
 800156e:	490d      	ldr	r1, [pc, #52]	; (80015a4 <timerRun+0x58>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0)
 8001576:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <timerRun+0x58>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157e:	2b00      	cmp	r3, #0
 8001580:	dc04      	bgt.n	800158c <timerRun+0x40>
			{
				timer_flag[i] = 1;
 8001582:	4a09      	ldr	r2, [pc, #36]	; (80015a8 <timerRun+0x5c>)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2101      	movs	r1, #1
 8001588:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < 10; i++)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3301      	adds	r3, #1
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b09      	cmp	r3, #9
 8001596:	dddf      	ble.n	8001558 <timerRun+0xc>
			}
		}
	}
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	200001f8 	.word	0x200001f8
 80015a8:	20000220 	.word	0x20000220

080015ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015b4:	4a14      	ldr	r2, [pc, #80]	; (8001608 <_sbrk+0x5c>)
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <_sbrk+0x60>)
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015c0:	4b13      	ldr	r3, [pc, #76]	; (8001610 <_sbrk+0x64>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d102      	bne.n	80015ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c8:	4b11      	ldr	r3, [pc, #68]	; (8001610 <_sbrk+0x64>)
 80015ca:	4a12      	ldr	r2, [pc, #72]	; (8001614 <_sbrk+0x68>)
 80015cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ce:	4b10      	ldr	r3, [pc, #64]	; (8001610 <_sbrk+0x64>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d207      	bcs.n	80015ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015dc:	f002 f99a 	bl	8003914 <__errno>
 80015e0:	4603      	mov	r3, r0
 80015e2:	220c      	movs	r2, #12
 80015e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	e009      	b.n	8001600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <_sbrk+0x64>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015f2:	4b07      	ldr	r3, [pc, #28]	; (8001610 <_sbrk+0x64>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4413      	add	r3, r2
 80015fa:	4a05      	ldr	r2, [pc, #20]	; (8001610 <_sbrk+0x64>)
 80015fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015fe:	68fb      	ldr	r3, [r7, #12]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20005000 	.word	0x20005000
 800160c:	00000400 	.word	0x00000400
 8001610:	200000d8 	.word	0x200000d8
 8001614:	20000260 	.word	0x20000260

08001618 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr

08001624 <Light1>:
 *      Author: phanh
 */

#include "traffic_light.h"

void Light1(GPIO_PinState D3, GPIO_PinState D4) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	460a      	mov	r2, r1
 800162e:	71fb      	strb	r3, [r7, #7]
 8001630:	4613      	mov	r3, r2
 8001632:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOB, D3_Pin, D3);
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	461a      	mov	r2, r3
 8001638:	2108      	movs	r1, #8
 800163a:	4806      	ldr	r0, [pc, #24]	; (8001654 <Light1+0x30>)
 800163c:	f000 fbb5 	bl	8001daa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4_Pin, D4);
 8001640:	79bb      	ldrb	r3, [r7, #6]
 8001642:	461a      	mov	r2, r3
 8001644:	2120      	movs	r1, #32
 8001646:	4803      	ldr	r0, [pc, #12]	; (8001654 <Light1+0x30>)
 8001648:	f000 fbaf 	bl	8001daa <HAL_GPIO_WritePin>
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40010c00 	.word	0x40010c00

08001658 <Light2>:

void Light2(GPIO_PinState D5, GPIO_PinState D6) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	460a      	mov	r2, r1
 8001662:	71fb      	strb	r3, [r7, #7]
 8001664:	4613      	mov	r3, r2
 8001666:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOB, D5_Pin, D5);
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	461a      	mov	r2, r3
 800166c:	2110      	movs	r1, #16
 800166e:	4807      	ldr	r0, [pc, #28]	; (800168c <Light2+0x34>)
 8001670:	f000 fb9b 	bl	8001daa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6_Pin, D6);
 8001674:	79bb      	ldrb	r3, [r7, #6]
 8001676:	461a      	mov	r2, r3
 8001678:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800167c:	4803      	ldr	r0, [pc, #12]	; (800168c <Light2+0x34>)
 800167e:	f000 fb94 	bl	8001daa <HAL_GPIO_WritePin>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40010c00 	.word	0x40010c00

08001690 <Light3>:
void Light3(GPIO_PinState D7, GPIO_PinState D8) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	460a      	mov	r2, r1
 800169a:	71fb      	strb	r3, [r7, #7]
 800169c:	4613      	mov	r3, r2
 800169e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOA, D7_Pin, D7);
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	461a      	mov	r2, r3
 80016a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a8:	4806      	ldr	r0, [pc, #24]	; (80016c4 <Light3+0x34>)
 80016aa:	f000 fb7e 	bl	8001daa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, D8_Pin, D8);
 80016ae:	79bb      	ldrb	r3, [r7, #6]
 80016b0:	461a      	mov	r2, r3
 80016b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b6:	4803      	ldr	r0, [pc, #12]	; (80016c4 <Light3+0x34>)
 80016b8:	f000 fb77 	bl	8001daa <HAL_GPIO_WritePin>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40010800 	.word	0x40010800

080016c8 <Light4>:

void Light4(GPIO_PinState D9, GPIO_PinState D10) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	460a      	mov	r2, r1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	4613      	mov	r3, r2
 80016d6:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOC, D9_Pin, D9);
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	461a      	mov	r2, r3
 80016dc:	2180      	movs	r1, #128	; 0x80
 80016de:	4806      	ldr	r0, [pc, #24]	; (80016f8 <Light4+0x30>)
 80016e0:	f000 fb63 	bl	8001daa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D10_Pin, D10);
 80016e4:	79bb      	ldrb	r3, [r7, #6]
 80016e6:	461a      	mov	r2, r3
 80016e8:	2140      	movs	r1, #64	; 0x40
 80016ea:	4804      	ldr	r0, [pc, #16]	; (80016fc <Light4+0x34>)
 80016ec:	f000 fb5d 	bl	8001daa <HAL_GPIO_WritePin>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40011000 	.word	0x40011000
 80016fc:	40010c00 	.word	0x40010c00

08001700 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001700:	f7ff ff8a 	bl	8001618 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001704:	480b      	ldr	r0, [pc, #44]	; (8001734 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001706:	490c      	ldr	r1, [pc, #48]	; (8001738 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001708:	4a0c      	ldr	r2, [pc, #48]	; (800173c <LoopFillZerobss+0x16>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800170c:	e002      	b.n	8001714 <LoopCopyDataInit>

0800170e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800170e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001712:	3304      	adds	r3, #4

08001714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001718:	d3f9      	bcc.n	800170e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171a:	4a09      	ldr	r2, [pc, #36]	; (8001740 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800171c:	4c09      	ldr	r4, [pc, #36]	; (8001744 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001720:	e001      	b.n	8001726 <LoopFillZerobss>

08001722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001724:	3204      	adds	r2, #4

08001726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001728:	d3fb      	bcc.n	8001722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800172a:	f002 f8f9 	bl	8003920 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800172e:	f7ff fc13 	bl	8000f58 <main>
  bx lr
 8001732:	4770      	bx	lr
  ldr r0, =_sdata
 8001734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001738:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 800173c:	08004324 	.word	0x08004324
  ldr r2, =_sbss
 8001740:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001744:	2000025c 	.word	0x2000025c

08001748 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001748:	e7fe      	b.n	8001748 <ADC1_2_IRQHandler>
	...

0800174c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <HAL_Init+0x28>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a07      	ldr	r2, [pc, #28]	; (8001774 <HAL_Init+0x28>)
 8001756:	f043 0310 	orr.w	r3, r3, #16
 800175a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800175c:	2003      	movs	r0, #3
 800175e:	f000 f947 	bl	80019f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001762:	2000      	movs	r0, #0
 8001764:	f000 f808 	bl	8001778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001768:	f7ff fdba 	bl	80012e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40022000 	.word	0x40022000

08001778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <HAL_InitTick+0x54>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_InitTick+0x58>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4619      	mov	r1, r3
 800178a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800178e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001792:	fbb2 f3f3 	udiv	r3, r2, r3
 8001796:	4618      	mov	r0, r3
 8001798:	f000 f95f 	bl	8001a5a <HAL_SYSTICK_Config>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e00e      	b.n	80017c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2b0f      	cmp	r3, #15
 80017aa:	d80a      	bhi.n	80017c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017ac:	2200      	movs	r2, #0
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	f04f 30ff 	mov.w	r0, #4294967295
 80017b4:	f000 f927 	bl	8001a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017b8:	4a06      	ldr	r2, [pc, #24]	; (80017d4 <HAL_InitTick+0x5c>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017be:	2300      	movs	r3, #0
 80017c0:	e000      	b.n	80017c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000030 	.word	0x20000030
 80017d0:	20000038 	.word	0x20000038
 80017d4:	20000034 	.word	0x20000034

080017d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <HAL_IncTick+0x1c>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <HAL_IncTick+0x20>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4413      	add	r3, r2
 80017e8:	4a03      	ldr	r2, [pc, #12]	; (80017f8 <HAL_IncTick+0x20>)
 80017ea:	6013      	str	r3, [r2, #0]
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr
 80017f4:	20000038 	.word	0x20000038
 80017f8:	20000248 	.word	0x20000248

080017fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001800:	4b02      	ldr	r3, [pc, #8]	; (800180c <HAL_GetTick+0x10>)
 8001802:	681b      	ldr	r3, [r3, #0]
}
 8001804:	4618      	mov	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr
 800180c:	20000248 	.word	0x20000248

08001810 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001818:	f7ff fff0 	bl	80017fc <HAL_GetTick>
 800181c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001828:	d005      	beq.n	8001836 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <HAL_Delay+0x44>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4413      	add	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001836:	bf00      	nop
 8001838:	f7ff ffe0 	bl	80017fc <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	429a      	cmp	r2, r3
 8001846:	d8f7      	bhi.n	8001838 <HAL_Delay+0x28>
  {
  }
}
 8001848:	bf00      	nop
 800184a:	bf00      	nop
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000038 	.word	0x20000038

08001858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001874:	4013      	ands	r3, r2
 8001876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188a:	4a04      	ldr	r2, [pc, #16]	; (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	60d3      	str	r3, [r2, #12]
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <__NVIC_GetPriorityGrouping+0x18>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	f003 0307 	and.w	r3, r3, #7
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	db0b      	blt.n	80018e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	f003 021f 	and.w	r2, r3, #31
 80018d4:	4906      	ldr	r1, [pc, #24]	; (80018f0 <__NVIC_EnableIRQ+0x34>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	095b      	lsrs	r3, r3, #5
 80018dc:	2001      	movs	r0, #1
 80018de:	fa00 f202 	lsl.w	r2, r0, r2
 80018e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	e000e100 	.word	0xe000e100

080018f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	db0a      	blt.n	800191e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	490c      	ldr	r1, [pc, #48]	; (8001940 <__NVIC_SetPriority+0x4c>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	0112      	lsls	r2, r2, #4
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	440b      	add	r3, r1
 8001918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800191c:	e00a      	b.n	8001934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4908      	ldr	r1, [pc, #32]	; (8001944 <__NVIC_SetPriority+0x50>)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	3b04      	subs	r3, #4
 800192c:	0112      	lsls	r2, r2, #4
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	440b      	add	r3, r1
 8001932:	761a      	strb	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	; 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f1c3 0307 	rsb	r3, r3, #7
 8001962:	2b04      	cmp	r3, #4
 8001964:	bf28      	it	cs
 8001966:	2304      	movcs	r3, #4
 8001968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3304      	adds	r3, #4
 800196e:	2b06      	cmp	r3, #6
 8001970:	d902      	bls.n	8001978 <NVIC_EncodePriority+0x30>
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3b03      	subs	r3, #3
 8001976:	e000      	b.n	800197a <NVIC_EncodePriority+0x32>
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001990:	f04f 31ff 	mov.w	r1, #4294967295
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	43d9      	mvns	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	4313      	orrs	r3, r2
         );
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3724      	adds	r7, #36	; 0x24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019bc:	d301      	bcc.n	80019c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019be:	2301      	movs	r3, #1
 80019c0:	e00f      	b.n	80019e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019c2:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <SysTick_Config+0x40>)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3b01      	subs	r3, #1
 80019c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ca:	210f      	movs	r1, #15
 80019cc:	f04f 30ff 	mov.w	r0, #4294967295
 80019d0:	f7ff ff90 	bl	80018f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <SysTick_Config+0x40>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019da:	4b04      	ldr	r3, [pc, #16]	; (80019ec <SysTick_Config+0x40>)
 80019dc:	2207      	movs	r2, #7
 80019de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	e000e010 	.word	0xe000e010

080019f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f7ff ff2d 	bl	8001858 <__NVIC_SetPriorityGrouping>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b086      	sub	sp, #24
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	60b9      	str	r1, [r7, #8]
 8001a10:	607a      	str	r2, [r7, #4]
 8001a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a18:	f7ff ff42 	bl	80018a0 <__NVIC_GetPriorityGrouping>
 8001a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	68b9      	ldr	r1, [r7, #8]
 8001a22:	6978      	ldr	r0, [r7, #20]
 8001a24:	f7ff ff90 	bl	8001948 <NVIC_EncodePriority>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a2e:	4611      	mov	r1, r2
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ff5f 	bl	80018f4 <__NVIC_SetPriority>
}
 8001a36:	bf00      	nop
 8001a38:	3718      	adds	r7, #24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ff35 	bl	80018bc <__NVIC_EnableIRQ>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff ffa2 	bl	80019ac <SysTick_Config>
 8001a68:	4603      	mov	r3, r0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b08b      	sub	sp, #44	; 0x2c
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a82:	2300      	movs	r3, #0
 8001a84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a86:	e169      	b.n	8001d5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	69fa      	ldr	r2, [r7, #28]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	f040 8158 	bne.w	8001d56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	4a9a      	ldr	r2, [pc, #616]	; (8001d14 <HAL_GPIO_Init+0x2a0>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d05e      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ab0:	4a98      	ldr	r2, [pc, #608]	; (8001d14 <HAL_GPIO_Init+0x2a0>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d875      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ab6:	4a98      	ldr	r2, [pc, #608]	; (8001d18 <HAL_GPIO_Init+0x2a4>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d058      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001abc:	4a96      	ldr	r2, [pc, #600]	; (8001d18 <HAL_GPIO_Init+0x2a4>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d86f      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ac2:	4a96      	ldr	r2, [pc, #600]	; (8001d1c <HAL_GPIO_Init+0x2a8>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d052      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ac8:	4a94      	ldr	r2, [pc, #592]	; (8001d1c <HAL_GPIO_Init+0x2a8>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d869      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ace:	4a94      	ldr	r2, [pc, #592]	; (8001d20 <HAL_GPIO_Init+0x2ac>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d04c      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ad4:	4a92      	ldr	r2, [pc, #584]	; (8001d20 <HAL_GPIO_Init+0x2ac>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d863      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ada:	4a92      	ldr	r2, [pc, #584]	; (8001d24 <HAL_GPIO_Init+0x2b0>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d046      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
 8001ae0:	4a90      	ldr	r2, [pc, #576]	; (8001d24 <HAL_GPIO_Init+0x2b0>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d85d      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001ae6:	2b12      	cmp	r3, #18
 8001ae8:	d82a      	bhi.n	8001b40 <HAL_GPIO_Init+0xcc>
 8001aea:	2b12      	cmp	r3, #18
 8001aec:	d859      	bhi.n	8001ba2 <HAL_GPIO_Init+0x12e>
 8001aee:	a201      	add	r2, pc, #4	; (adr r2, 8001af4 <HAL_GPIO_Init+0x80>)
 8001af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af4:	08001b6f 	.word	0x08001b6f
 8001af8:	08001b49 	.word	0x08001b49
 8001afc:	08001b5b 	.word	0x08001b5b
 8001b00:	08001b9d 	.word	0x08001b9d
 8001b04:	08001ba3 	.word	0x08001ba3
 8001b08:	08001ba3 	.word	0x08001ba3
 8001b0c:	08001ba3 	.word	0x08001ba3
 8001b10:	08001ba3 	.word	0x08001ba3
 8001b14:	08001ba3 	.word	0x08001ba3
 8001b18:	08001ba3 	.word	0x08001ba3
 8001b1c:	08001ba3 	.word	0x08001ba3
 8001b20:	08001ba3 	.word	0x08001ba3
 8001b24:	08001ba3 	.word	0x08001ba3
 8001b28:	08001ba3 	.word	0x08001ba3
 8001b2c:	08001ba3 	.word	0x08001ba3
 8001b30:	08001ba3 	.word	0x08001ba3
 8001b34:	08001ba3 	.word	0x08001ba3
 8001b38:	08001b51 	.word	0x08001b51
 8001b3c:	08001b65 	.word	0x08001b65
 8001b40:	4a79      	ldr	r2, [pc, #484]	; (8001d28 <HAL_GPIO_Init+0x2b4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d013      	beq.n	8001b6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b46:	e02c      	b.n	8001ba2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	623b      	str	r3, [r7, #32]
          break;
 8001b4e:	e029      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	3304      	adds	r3, #4
 8001b56:	623b      	str	r3, [r7, #32]
          break;
 8001b58:	e024      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	3308      	adds	r3, #8
 8001b60:	623b      	str	r3, [r7, #32]
          break;
 8001b62:	e01f      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	330c      	adds	r3, #12
 8001b6a:	623b      	str	r3, [r7, #32]
          break;
 8001b6c:	e01a      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d102      	bne.n	8001b7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b76:	2304      	movs	r3, #4
 8001b78:	623b      	str	r3, [r7, #32]
          break;
 8001b7a:	e013      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d105      	bne.n	8001b90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b84:	2308      	movs	r3, #8
 8001b86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69fa      	ldr	r2, [r7, #28]
 8001b8c:	611a      	str	r2, [r3, #16]
          break;
 8001b8e:	e009      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b90:	2308      	movs	r3, #8
 8001b92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	69fa      	ldr	r2, [r7, #28]
 8001b98:	615a      	str	r2, [r3, #20]
          break;
 8001b9a:	e003      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	623b      	str	r3, [r7, #32]
          break;
 8001ba0:	e000      	b.n	8001ba4 <HAL_GPIO_Init+0x130>
          break;
 8001ba2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	2bff      	cmp	r3, #255	; 0xff
 8001ba8:	d801      	bhi.n	8001bae <HAL_GPIO_Init+0x13a>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	e001      	b.n	8001bb2 <HAL_GPIO_Init+0x13e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	2bff      	cmp	r3, #255	; 0xff
 8001bb8:	d802      	bhi.n	8001bc0 <HAL_GPIO_Init+0x14c>
 8001bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	e002      	b.n	8001bc6 <HAL_GPIO_Init+0x152>
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc2:	3b08      	subs	r3, #8
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	210f      	movs	r1, #15
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	6a39      	ldr	r1, [r7, #32]
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001be0:	431a      	orrs	r2, r3
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f000 80b1 	beq.w	8001d56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bf4:	4b4d      	ldr	r3, [pc, #308]	; (8001d2c <HAL_GPIO_Init+0x2b8>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	4a4c      	ldr	r2, [pc, #304]	; (8001d2c <HAL_GPIO_Init+0x2b8>)
 8001bfa:	f043 0301 	orr.w	r3, r3, #1
 8001bfe:	6193      	str	r3, [r2, #24]
 8001c00:	4b4a      	ldr	r3, [pc, #296]	; (8001d2c <HAL_GPIO_Init+0x2b8>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c0c:	4a48      	ldr	r2, [pc, #288]	; (8001d30 <HAL_GPIO_Init+0x2bc>)
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	089b      	lsrs	r3, r3, #2
 8001c12:	3302      	adds	r3, #2
 8001c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	220f      	movs	r2, #15
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a40      	ldr	r2, [pc, #256]	; (8001d34 <HAL_GPIO_Init+0x2c0>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d013      	beq.n	8001c60 <HAL_GPIO_Init+0x1ec>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a3f      	ldr	r2, [pc, #252]	; (8001d38 <HAL_GPIO_Init+0x2c4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d00d      	beq.n	8001c5c <HAL_GPIO_Init+0x1e8>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a3e      	ldr	r2, [pc, #248]	; (8001d3c <HAL_GPIO_Init+0x2c8>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d007      	beq.n	8001c58 <HAL_GPIO_Init+0x1e4>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a3d      	ldr	r2, [pc, #244]	; (8001d40 <HAL_GPIO_Init+0x2cc>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d101      	bne.n	8001c54 <HAL_GPIO_Init+0x1e0>
 8001c50:	2303      	movs	r3, #3
 8001c52:	e006      	b.n	8001c62 <HAL_GPIO_Init+0x1ee>
 8001c54:	2304      	movs	r3, #4
 8001c56:	e004      	b.n	8001c62 <HAL_GPIO_Init+0x1ee>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e002      	b.n	8001c62 <HAL_GPIO_Init+0x1ee>
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e000      	b.n	8001c62 <HAL_GPIO_Init+0x1ee>
 8001c60:	2300      	movs	r3, #0
 8001c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c64:	f002 0203 	and.w	r2, r2, #3
 8001c68:	0092      	lsls	r2, r2, #2
 8001c6a:	4093      	lsls	r3, r2
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c72:	492f      	ldr	r1, [pc, #188]	; (8001d30 <HAL_GPIO_Init+0x2bc>)
 8001c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c76:	089b      	lsrs	r3, r3, #2
 8001c78:	3302      	adds	r3, #2
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d006      	beq.n	8001c9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c8c:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	492c      	ldr	r1, [pc, #176]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	608b      	str	r3, [r1, #8]
 8001c98:	e006      	b.n	8001ca8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c9a:	4b2a      	ldr	r3, [pc, #168]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	4928      	ldr	r1, [pc, #160]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d006      	beq.n	8001cc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cb4:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001cb6:	68da      	ldr	r2, [r3, #12]
 8001cb8:	4922      	ldr	r1, [pc, #136]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	60cb      	str	r3, [r1, #12]
 8001cc0:	e006      	b.n	8001cd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cc2:	4b20      	ldr	r3, [pc, #128]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001cc4:	68da      	ldr	r2, [r3, #12]
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	491e      	ldr	r1, [pc, #120]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d006      	beq.n	8001cea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cdc:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	4918      	ldr	r1, [pc, #96]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]
 8001ce8:	e006      	b.n	8001cf8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cea:	4b16      	ldr	r3, [pc, #88]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	4914      	ldr	r1, [pc, #80]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d021      	beq.n	8001d48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d04:	4b0f      	ldr	r3, [pc, #60]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	490e      	ldr	r1, [pc, #56]	; (8001d44 <HAL_GPIO_Init+0x2d0>)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	600b      	str	r3, [r1, #0]
 8001d10:	e021      	b.n	8001d56 <HAL_GPIO_Init+0x2e2>
 8001d12:	bf00      	nop
 8001d14:	10320000 	.word	0x10320000
 8001d18:	10310000 	.word	0x10310000
 8001d1c:	10220000 	.word	0x10220000
 8001d20:	10210000 	.word	0x10210000
 8001d24:	10120000 	.word	0x10120000
 8001d28:	10110000 	.word	0x10110000
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40010000 	.word	0x40010000
 8001d34:	40010800 	.word	0x40010800
 8001d38:	40010c00 	.word	0x40010c00
 8001d3c:	40011000 	.word	0x40011000
 8001d40:	40011400 	.word	0x40011400
 8001d44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_GPIO_Init+0x304>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	4909      	ldr	r1, [pc, #36]	; (8001d78 <HAL_GPIO_Init+0x304>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	3301      	adds	r3, #1
 8001d5a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d62:	fa22 f303 	lsr.w	r3, r2, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f47f ae8e 	bne.w	8001a88 <HAL_GPIO_Init+0x14>
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	372c      	adds	r7, #44	; 0x2c
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	40010400 	.word	0x40010400

08001d7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	460b      	mov	r3, r1
 8001d86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	887b      	ldrh	r3, [r7, #2]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d94:	2301      	movs	r3, #1
 8001d96:	73fb      	strb	r3, [r7, #15]
 8001d98:	e001      	b.n	8001d9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr

08001daa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	807b      	strh	r3, [r7, #2]
 8001db6:	4613      	mov	r3, r2
 8001db8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dba:	787b      	ldrb	r3, [r7, #1]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dc0:	887a      	ldrh	r2, [r7, #2]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dc6:	e003      	b.n	8001dd0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dc8:	887b      	ldrh	r3, [r7, #2]
 8001dca:	041a      	lsls	r2, r3, #16
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	611a      	str	r2, [r3, #16]
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr
	...

08001ddc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001de6:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001de8:	695a      	ldr	r2, [r3, #20]
 8001dea:	88fb      	ldrh	r3, [r7, #6]
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d006      	beq.n	8001e00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001df2:	4a05      	ldr	r2, [pc, #20]	; (8001e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f806 	bl	8001e0c <HAL_GPIO_EXTI_Callback>
  }
}
 8001e00:	bf00      	nop
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40010400 	.word	0x40010400

08001e0c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e12b      	b.n	800208a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d106      	bne.n	8001e4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff fa7c 	bl	8001344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2224      	movs	r2, #36	; 0x24
 8001e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0201 	bic.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e84:	f001 f830 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 8001e88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	4a81      	ldr	r2, [pc, #516]	; (8002094 <HAL_I2C_Init+0x274>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d807      	bhi.n	8001ea4 <HAL_I2C_Init+0x84>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4a80      	ldr	r2, [pc, #512]	; (8002098 <HAL_I2C_Init+0x278>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	bf94      	ite	ls
 8001e9c:	2301      	movls	r3, #1
 8001e9e:	2300      	movhi	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	e006      	b.n	8001eb2 <HAL_I2C_Init+0x92>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4a7d      	ldr	r2, [pc, #500]	; (800209c <HAL_I2C_Init+0x27c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	bf94      	ite	ls
 8001eac:	2301      	movls	r3, #1
 8001eae:	2300      	movhi	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e0e7      	b.n	800208a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4a78      	ldr	r2, [pc, #480]	; (80020a0 <HAL_I2C_Init+0x280>)
 8001ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec2:	0c9b      	lsrs	r3, r3, #18
 8001ec4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	4a6a      	ldr	r2, [pc, #424]	; (8002094 <HAL_I2C_Init+0x274>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d802      	bhi.n	8001ef4 <HAL_I2C_Init+0xd4>
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	e009      	b.n	8001f08 <HAL_I2C_Init+0xe8>
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001efa:	fb02 f303 	mul.w	r3, r2, r3
 8001efe:	4a69      	ldr	r2, [pc, #420]	; (80020a4 <HAL_I2C_Init+0x284>)
 8001f00:	fba2 2303 	umull	r2, r3, r2, r3
 8001f04:	099b      	lsrs	r3, r3, #6
 8001f06:	3301      	adds	r3, #1
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	430b      	orrs	r3, r1
 8001f0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	495c      	ldr	r1, [pc, #368]	; (8002094 <HAL_I2C_Init+0x274>)
 8001f24:	428b      	cmp	r3, r1
 8001f26:	d819      	bhi.n	8001f5c <HAL_I2C_Init+0x13c>
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	1e59      	subs	r1, r3, #1
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f36:	1c59      	adds	r1, r3, #1
 8001f38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f3c:	400b      	ands	r3, r1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00a      	beq.n	8001f58 <HAL_I2C_Init+0x138>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1e59      	subs	r1, r3, #1
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f50:	3301      	adds	r3, #1
 8001f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f56:	e051      	b.n	8001ffc <HAL_I2C_Init+0x1dc>
 8001f58:	2304      	movs	r3, #4
 8001f5a:	e04f      	b.n	8001ffc <HAL_I2C_Init+0x1dc>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d111      	bne.n	8001f88 <HAL_I2C_Init+0x168>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1e58      	subs	r0, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6859      	ldr	r1, [r3, #4]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	440b      	add	r3, r1
 8001f72:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f76:	3301      	adds	r3, #1
 8001f78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	bf0c      	ite	eq
 8001f80:	2301      	moveq	r3, #1
 8001f82:	2300      	movne	r3, #0
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	e012      	b.n	8001fae <HAL_I2C_Init+0x18e>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	1e58      	subs	r0, r3, #1
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6859      	ldr	r1, [r3, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	0099      	lsls	r1, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	bf0c      	ite	eq
 8001fa8:	2301      	moveq	r3, #1
 8001faa:	2300      	movne	r3, #0
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HAL_I2C_Init+0x196>
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e022      	b.n	8001ffc <HAL_I2C_Init+0x1dc>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10e      	bne.n	8001fdc <HAL_I2C_Init+0x1bc>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1e58      	subs	r0, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6859      	ldr	r1, [r3, #4]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	440b      	add	r3, r1
 8001fcc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fda:	e00f      	b.n	8001ffc <HAL_I2C_Init+0x1dc>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	1e58      	subs	r0, r3, #1
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6859      	ldr	r1, [r3, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	440b      	add	r3, r1
 8001fea:	0099      	lsls	r1, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	6809      	ldr	r1, [r1, #0]
 8002000:	4313      	orrs	r3, r2
 8002002:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69da      	ldr	r2, [r3, #28]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800202a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6911      	ldr	r1, [r2, #16]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	68d2      	ldr	r2, [r2, #12]
 8002036:	4311      	orrs	r1, r2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6812      	ldr	r2, [r2, #0]
 800203c:	430b      	orrs	r3, r1
 800203e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	695a      	ldr	r2, [r3, #20]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	699b      	ldr	r3, [r3, #24]
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f042 0201 	orr.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2220      	movs	r2, #32
 8002076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	000186a0 	.word	0x000186a0
 8002098:	001e847f 	.word	0x001e847f
 800209c:	003d08ff 	.word	0x003d08ff
 80020a0:	431bde83 	.word	0x431bde83
 80020a4:	10624dd3 	.word	0x10624dd3

080020a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b088      	sub	sp, #32
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	461a      	mov	r2, r3
 80020b4:	460b      	mov	r3, r1
 80020b6:	817b      	strh	r3, [r7, #10]
 80020b8:	4613      	mov	r3, r2
 80020ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020bc:	f7ff fb9e 	bl	80017fc <HAL_GetTick>
 80020c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b20      	cmp	r3, #32
 80020cc:	f040 80e0 	bne.w	8002290 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	2319      	movs	r3, #25
 80020d6:	2201      	movs	r2, #1
 80020d8:	4970      	ldr	r1, [pc, #448]	; (800229c <HAL_I2C_Master_Transmit+0x1f4>)
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	f000 f964 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80020e6:	2302      	movs	r3, #2
 80020e8:	e0d3      	b.n	8002292 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d101      	bne.n	80020f8 <HAL_I2C_Master_Transmit+0x50>
 80020f4:	2302      	movs	r3, #2
 80020f6:	e0cc      	b.n	8002292 <HAL_I2C_Master_Transmit+0x1ea>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b01      	cmp	r3, #1
 800210c:	d007      	beq.n	800211e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f042 0201 	orr.w	r2, r2, #1
 800211c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800212c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2221      	movs	r2, #33	; 0x21
 8002132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2210      	movs	r2, #16
 800213a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	893a      	ldrh	r2, [r7, #8]
 800214e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002154:	b29a      	uxth	r2, r3
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4a50      	ldr	r2, [pc, #320]	; (80022a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800215e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002160:	8979      	ldrh	r1, [r7, #10]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	6a3a      	ldr	r2, [r7, #32]
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f000 f89c 	bl	80022a4 <I2C_MasterRequestWrite>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e08d      	b.n	8002292 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800218c:	e066      	b.n	800225c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	6a39      	ldr	r1, [r7, #32]
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f000 fa22 	bl	80025dc <I2C_WaitOnTXEFlagUntilTimeout>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00d      	beq.n	80021ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	d107      	bne.n	80021b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e06b      	b.n	8002292 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021be:	781a      	ldrb	r2, [r3, #0]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	1c5a      	adds	r2, r3, #1
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	3b01      	subs	r3, #1
 80021d8:	b29a      	uxth	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e2:	3b01      	subs	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b04      	cmp	r3, #4
 80021f6:	d11b      	bne.n	8002230 <HAL_I2C_Master_Transmit+0x188>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d017      	beq.n	8002230 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	781a      	ldrb	r2, [r3, #0]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800221a:	b29b      	uxth	r3, r3
 800221c:	3b01      	subs	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002228:	3b01      	subs	r3, #1
 800222a:	b29a      	uxth	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	6a39      	ldr	r1, [r7, #32]
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f000 fa19 	bl	800266c <I2C_WaitOnBTFFlagUntilTimeout>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00d      	beq.n	800225c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	2b04      	cmp	r3, #4
 8002246:	d107      	bne.n	8002258 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002256:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e01a      	b.n	8002292 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002260:	2b00      	cmp	r3, #0
 8002262:	d194      	bne.n	800218e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002272:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2220      	movs	r2, #32
 8002278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	e000      	b.n	8002292 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002290:	2302      	movs	r3, #2
  }
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	00100002 	.word	0x00100002
 80022a0:	ffff0000 	.word	0xffff0000

080022a4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	607a      	str	r2, [r7, #4]
 80022ae:	603b      	str	r3, [r7, #0]
 80022b0:	460b      	mov	r3, r1
 80022b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d006      	beq.n	80022ce <I2C_MasterRequestWrite+0x2a>
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d003      	beq.n	80022ce <I2C_MasterRequestWrite+0x2a>
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80022cc:	d108      	bne.n	80022e0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	e00b      	b.n	80022f8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	2b12      	cmp	r3, #18
 80022e6:	d107      	bne.n	80022f8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f84f 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00d      	beq.n	800232c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800231e:	d103      	bne.n	8002328 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002326:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e035      	b.n	8002398 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	691b      	ldr	r3, [r3, #16]
 8002330:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002334:	d108      	bne.n	8002348 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002336:	897b      	ldrh	r3, [r7, #10]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	461a      	mov	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002344:	611a      	str	r2, [r3, #16]
 8002346:	e01b      	b.n	8002380 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002348:	897b      	ldrh	r3, [r7, #10]
 800234a:	11db      	asrs	r3, r3, #7
 800234c:	b2db      	uxtb	r3, r3
 800234e:	f003 0306 	and.w	r3, r3, #6
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f063 030f 	orn	r3, r3, #15
 8002358:	b2da      	uxtb	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	490e      	ldr	r1, [pc, #56]	; (80023a0 <I2C_MasterRequestWrite+0xfc>)
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f898 	bl	800249c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e010      	b.n	8002398 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002376:	897b      	ldrh	r3, [r7, #10]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	4907      	ldr	r1, [pc, #28]	; (80023a4 <I2C_MasterRequestWrite+0x100>)
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 f888 	bl	800249c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	00010008 	.word	0x00010008
 80023a4:	00010002 	.word	0x00010002

080023a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023b8:	e048      	b.n	800244c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c0:	d044      	beq.n	800244c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c2:	f7ff fa1b 	bl	80017fc <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d302      	bcc.n	80023d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d139      	bne.n	800244c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10d      	bne.n	80023fe <I2C_WaitOnFlagUntilTimeout+0x56>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	43da      	mvns	r2, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	4013      	ands	r3, r2
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf0c      	ite	eq
 80023f4:	2301      	moveq	r3, #1
 80023f6:	2300      	movne	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	461a      	mov	r2, r3
 80023fc:	e00c      	b.n	8002418 <I2C_WaitOnFlagUntilTimeout+0x70>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	43da      	mvns	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	4013      	ands	r3, r2
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf0c      	ite	eq
 8002410:	2301      	moveq	r3, #1
 8002412:	2300      	movne	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	461a      	mov	r2, r3
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	429a      	cmp	r2, r3
 800241c:	d116      	bne.n	800244c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2220      	movs	r2, #32
 8002428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002438:	f043 0220 	orr.w	r2, r3, #32
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e023      	b.n	8002494 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	0c1b      	lsrs	r3, r3, #16
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b01      	cmp	r3, #1
 8002454:	d10d      	bne.n	8002472 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	43da      	mvns	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	4013      	ands	r3, r2
 8002462:	b29b      	uxth	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	bf0c      	ite	eq
 8002468:	2301      	moveq	r3, #1
 800246a:	2300      	movne	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	461a      	mov	r2, r3
 8002470:	e00c      	b.n	800248c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	43da      	mvns	r2, r3
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	4013      	ands	r3, r2
 800247e:	b29b      	uxth	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	bf0c      	ite	eq
 8002484:	2301      	moveq	r3, #1
 8002486:	2300      	movne	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	461a      	mov	r2, r3
 800248c:	79fb      	ldrb	r3, [r7, #7]
 800248e:	429a      	cmp	r2, r3
 8002490:	d093      	beq.n	80023ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
 80024a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024aa:	e071      	b.n	8002590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	695b      	ldr	r3, [r3, #20]
 80024b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ba:	d123      	bne.n	8002504 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80024d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f0:	f043 0204 	orr.w	r2, r3, #4
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e067      	b.n	80025d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800250a:	d041      	beq.n	8002590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800250c:	f7ff f976 	bl	80017fc <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	429a      	cmp	r2, r3
 800251a:	d302      	bcc.n	8002522 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d136      	bne.n	8002590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	0c1b      	lsrs	r3, r3, #16
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2b01      	cmp	r3, #1
 800252a:	d10c      	bne.n	8002546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	43da      	mvns	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4013      	ands	r3, r2
 8002538:	b29b      	uxth	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	bf14      	ite	ne
 800253e:	2301      	movne	r3, #1
 8002540:	2300      	moveq	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	e00b      	b.n	800255e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	43da      	mvns	r2, r3
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	4013      	ands	r3, r2
 8002552:	b29b      	uxth	r3, r3
 8002554:	2b00      	cmp	r3, #0
 8002556:	bf14      	ite	ne
 8002558:	2301      	movne	r3, #1
 800255a:	2300      	moveq	r3, #0
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	f043 0220 	orr.w	r2, r3, #32
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e021      	b.n	80025d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	0c1b      	lsrs	r3, r3, #16
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b01      	cmp	r3, #1
 8002598:	d10c      	bne.n	80025b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	43da      	mvns	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	4013      	ands	r3, r2
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bf14      	ite	ne
 80025ac:	2301      	movne	r3, #1
 80025ae:	2300      	moveq	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	e00b      	b.n	80025cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	43da      	mvns	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	4013      	ands	r3, r2
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	bf14      	ite	ne
 80025c6:	2301      	movne	r3, #1
 80025c8:	2300      	moveq	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f47f af6d 	bne.w	80024ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025e8:	e034      	b.n	8002654 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 f886 	bl	80026fc <I2C_IsAcknowledgeFailed>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e034      	b.n	8002664 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002600:	d028      	beq.n	8002654 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002602:	f7ff f8fb 	bl	80017fc <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	429a      	cmp	r2, r3
 8002610:	d302      	bcc.n	8002618 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d11d      	bne.n	8002654 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002622:	2b80      	cmp	r3, #128	; 0x80
 8002624:	d016      	beq.n	8002654 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2220      	movs	r2, #32
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002640:	f043 0220 	orr.w	r2, r3, #32
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e007      	b.n	8002664 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800265e:	2b80      	cmp	r3, #128	; 0x80
 8002660:	d1c3      	bne.n	80025ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002678:	e034      	b.n	80026e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 f83e 	bl	80026fc <I2C_IsAcknowledgeFailed>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e034      	b.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002690:	d028      	beq.n	80026e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002692:	f7ff f8b3 	bl	80017fc <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	68ba      	ldr	r2, [r7, #8]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d302      	bcc.n	80026a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d11d      	bne.n	80026e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d016      	beq.n	80026e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d0:	f043 0220 	orr.w	r2, r3, #32
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e007      	b.n	80026f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	f003 0304 	and.w	r3, r3, #4
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d1c3      	bne.n	800267a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800270e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002712:	d11b      	bne.n	800274c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800271c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2220      	movs	r2, #32
 8002728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	f043 0204 	orr.w	r2, r3, #4
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e26c      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 8087 	beq.w	8002886 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002778:	4b92      	ldr	r3, [pc, #584]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 030c 	and.w	r3, r3, #12
 8002780:	2b04      	cmp	r3, #4
 8002782:	d00c      	beq.n	800279e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002784:	4b8f      	ldr	r3, [pc, #572]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f003 030c 	and.w	r3, r3, #12
 800278c:	2b08      	cmp	r3, #8
 800278e:	d112      	bne.n	80027b6 <HAL_RCC_OscConfig+0x5e>
 8002790:	4b8c      	ldr	r3, [pc, #560]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800279c:	d10b      	bne.n	80027b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279e:	4b89      	ldr	r3, [pc, #548]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d06c      	beq.n	8002884 <HAL_RCC_OscConfig+0x12c>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d168      	bne.n	8002884 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e246      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027be:	d106      	bne.n	80027ce <HAL_RCC_OscConfig+0x76>
 80027c0:	4b80      	ldr	r3, [pc, #512]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a7f      	ldr	r2, [pc, #508]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	e02e      	b.n	800282c <HAL_RCC_OscConfig+0xd4>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10c      	bne.n	80027f0 <HAL_RCC_OscConfig+0x98>
 80027d6:	4b7b      	ldr	r3, [pc, #492]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a7a      	ldr	r2, [pc, #488]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	4b78      	ldr	r3, [pc, #480]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a77      	ldr	r2, [pc, #476]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	e01d      	b.n	800282c <HAL_RCC_OscConfig+0xd4>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027f8:	d10c      	bne.n	8002814 <HAL_RCC_OscConfig+0xbc>
 80027fa:	4b72      	ldr	r3, [pc, #456]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a71      	ldr	r2, [pc, #452]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002800:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	4b6f      	ldr	r3, [pc, #444]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a6e      	ldr	r2, [pc, #440]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 800280c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	e00b      	b.n	800282c <HAL_RCC_OscConfig+0xd4>
 8002814:	4b6b      	ldr	r3, [pc, #428]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a6a      	ldr	r2, [pc, #424]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 800281a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	4b68      	ldr	r3, [pc, #416]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a67      	ldr	r2, [pc, #412]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800282a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d013      	beq.n	800285c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002834:	f7fe ffe2 	bl	80017fc <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800283c:	f7fe ffde 	bl	80017fc <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b64      	cmp	r3, #100	; 0x64
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e1fa      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284e:	4b5d      	ldr	r3, [pc, #372]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d0f0      	beq.n	800283c <HAL_RCC_OscConfig+0xe4>
 800285a:	e014      	b.n	8002886 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285c:	f7fe ffce 	bl	80017fc <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002864:	f7fe ffca 	bl	80017fc <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b64      	cmp	r3, #100	; 0x64
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e1e6      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002876:	4b53      	ldr	r3, [pc, #332]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x10c>
 8002882:	e000      	b.n	8002886 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d063      	beq.n	800295a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002892:	4b4c      	ldr	r3, [pc, #304]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 030c 	and.w	r3, r3, #12
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00b      	beq.n	80028b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800289e:	4b49      	ldr	r3, [pc, #292]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f003 030c 	and.w	r3, r3, #12
 80028a6:	2b08      	cmp	r3, #8
 80028a8:	d11c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x18c>
 80028aa:	4b46      	ldr	r3, [pc, #280]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d116      	bne.n	80028e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028b6:	4b43      	ldr	r3, [pc, #268]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d005      	beq.n	80028ce <HAL_RCC_OscConfig+0x176>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d001      	beq.n	80028ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e1ba      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ce:	4b3d      	ldr	r3, [pc, #244]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	4939      	ldr	r1, [pc, #228]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028e2:	e03a      	b.n	800295a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d020      	beq.n	800292e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028ec:	4b36      	ldr	r3, [pc, #216]	; (80029c8 <HAL_RCC_OscConfig+0x270>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f2:	f7fe ff83 	bl	80017fc <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f8:	e008      	b.n	800290c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028fa:	f7fe ff7f 	bl	80017fc <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d901      	bls.n	800290c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e19b      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290c:	4b2d      	ldr	r3, [pc, #180]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0302 	and.w	r3, r3, #2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d0f0      	beq.n	80028fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002918:	4b2a      	ldr	r3, [pc, #168]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	4927      	ldr	r1, [pc, #156]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002928:	4313      	orrs	r3, r2
 800292a:	600b      	str	r3, [r1, #0]
 800292c:	e015      	b.n	800295a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800292e:	4b26      	ldr	r3, [pc, #152]	; (80029c8 <HAL_RCC_OscConfig+0x270>)
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002934:	f7fe ff62 	bl	80017fc <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293c:	f7fe ff5e 	bl	80017fc <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e17a      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294e:	4b1d      	ldr	r3, [pc, #116]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f0      	bne.n	800293c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0308 	and.w	r3, r3, #8
 8002962:	2b00      	cmp	r3, #0
 8002964:	d03a      	beq.n	80029dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d019      	beq.n	80029a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800296e:	4b17      	ldr	r3, [pc, #92]	; (80029cc <HAL_RCC_OscConfig+0x274>)
 8002970:	2201      	movs	r2, #1
 8002972:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002974:	f7fe ff42 	bl	80017fc <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800297c:	f7fe ff3e 	bl	80017fc <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e15a      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298e:	4b0d      	ldr	r3, [pc, #52]	; (80029c4 <HAL_RCC_OscConfig+0x26c>)
 8002990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0f0      	beq.n	800297c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800299a:	2001      	movs	r0, #1
 800299c:	f000 facc 	bl	8002f38 <RCC_Delay>
 80029a0:	e01c      	b.n	80029dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029a2:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <HAL_RCC_OscConfig+0x274>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a8:	f7fe ff28 	bl	80017fc <HAL_GetTick>
 80029ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ae:	e00f      	b.n	80029d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b0:	f7fe ff24 	bl	80017fc <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d908      	bls.n	80029d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e140      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	42420000 	.word	0x42420000
 80029cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d0:	4b9e      	ldr	r3, [pc, #632]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 80029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1e9      	bne.n	80029b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 80a6 	beq.w	8002b36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029ea:	2300      	movs	r3, #0
 80029ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ee:	4b97      	ldr	r3, [pc, #604]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d10d      	bne.n	8002a16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029fa:	4b94      	ldr	r3, [pc, #592]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	4a93      	ldr	r2, [pc, #588]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a04:	61d3      	str	r3, [r2, #28]
 8002a06:	4b91      	ldr	r3, [pc, #580]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a0e:	60bb      	str	r3, [r7, #8]
 8002a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a12:	2301      	movs	r3, #1
 8002a14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a16:	4b8e      	ldr	r3, [pc, #568]	; (8002c50 <HAL_RCC_OscConfig+0x4f8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d118      	bne.n	8002a54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a22:	4b8b      	ldr	r3, [pc, #556]	; (8002c50 <HAL_RCC_OscConfig+0x4f8>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a8a      	ldr	r2, [pc, #552]	; (8002c50 <HAL_RCC_OscConfig+0x4f8>)
 8002a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a2e:	f7fe fee5 	bl	80017fc <HAL_GetTick>
 8002a32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a34:	e008      	b.n	8002a48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a36:	f7fe fee1 	bl	80017fc <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b64      	cmp	r3, #100	; 0x64
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0fd      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a48:	4b81      	ldr	r3, [pc, #516]	; (8002c50 <HAL_RCC_OscConfig+0x4f8>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0f0      	beq.n	8002a36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d106      	bne.n	8002a6a <HAL_RCC_OscConfig+0x312>
 8002a5c:	4b7b      	ldr	r3, [pc, #492]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	4a7a      	ldr	r2, [pc, #488]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a62:	f043 0301 	orr.w	r3, r3, #1
 8002a66:	6213      	str	r3, [r2, #32]
 8002a68:	e02d      	b.n	8002ac6 <HAL_RCC_OscConfig+0x36e>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0x334>
 8002a72:	4b76      	ldr	r3, [pc, #472]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	4a75      	ldr	r2, [pc, #468]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a78:	f023 0301 	bic.w	r3, r3, #1
 8002a7c:	6213      	str	r3, [r2, #32]
 8002a7e:	4b73      	ldr	r3, [pc, #460]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	4a72      	ldr	r2, [pc, #456]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a84:	f023 0304 	bic.w	r3, r3, #4
 8002a88:	6213      	str	r3, [r2, #32]
 8002a8a:	e01c      	b.n	8002ac6 <HAL_RCC_OscConfig+0x36e>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	2b05      	cmp	r3, #5
 8002a92:	d10c      	bne.n	8002aae <HAL_RCC_OscConfig+0x356>
 8002a94:	4b6d      	ldr	r3, [pc, #436]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	4a6c      	ldr	r2, [pc, #432]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002a9a:	f043 0304 	orr.w	r3, r3, #4
 8002a9e:	6213      	str	r3, [r2, #32]
 8002aa0:	4b6a      	ldr	r3, [pc, #424]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	4a69      	ldr	r2, [pc, #420]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002aa6:	f043 0301 	orr.w	r3, r3, #1
 8002aaa:	6213      	str	r3, [r2, #32]
 8002aac:	e00b      	b.n	8002ac6 <HAL_RCC_OscConfig+0x36e>
 8002aae:	4b67      	ldr	r3, [pc, #412]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	4a66      	ldr	r2, [pc, #408]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002ab4:	f023 0301 	bic.w	r3, r3, #1
 8002ab8:	6213      	str	r3, [r2, #32]
 8002aba:	4b64      	ldr	r3, [pc, #400]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	4a63      	ldr	r2, [pc, #396]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002ac0:	f023 0304 	bic.w	r3, r3, #4
 8002ac4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d015      	beq.n	8002afa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ace:	f7fe fe95 	bl	80017fc <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad4:	e00a      	b.n	8002aec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7fe fe91 	bl	80017fc <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d901      	bls.n	8002aec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e0ab      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aec:	4b57      	ldr	r3, [pc, #348]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d0ee      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x37e>
 8002af8:	e014      	b.n	8002b24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afa:	f7fe fe7f 	bl	80017fc <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b00:	e00a      	b.n	8002b18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b02:	f7fe fe7b 	bl	80017fc <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e095      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b18:	4b4c      	ldr	r3, [pc, #304]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1ee      	bne.n	8002b02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b24:	7dfb      	ldrb	r3, [r7, #23]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d105      	bne.n	8002b36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b2a:	4b48      	ldr	r3, [pc, #288]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	4a47      	ldr	r2, [pc, #284]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 8081 	beq.w	8002c42 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b40:	4b42      	ldr	r3, [pc, #264]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 030c 	and.w	r3, r3, #12
 8002b48:	2b08      	cmp	r3, #8
 8002b4a:	d061      	beq.n	8002c10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d146      	bne.n	8002be2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b54:	4b3f      	ldr	r3, [pc, #252]	; (8002c54 <HAL_RCC_OscConfig+0x4fc>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b5a:	f7fe fe4f 	bl	80017fc <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b62:	f7fe fe4b 	bl	80017fc <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e067      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b74:	4b35      	ldr	r3, [pc, #212]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1f0      	bne.n	8002b62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b88:	d108      	bne.n	8002b9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b8a:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	492d      	ldr	r1, [pc, #180]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b9c:	4b2b      	ldr	r3, [pc, #172]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a19      	ldr	r1, [r3, #32]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bac:	430b      	orrs	r3, r1
 8002bae:	4927      	ldr	r1, [pc, #156]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb4:	4b27      	ldr	r3, [pc, #156]	; (8002c54 <HAL_RCC_OscConfig+0x4fc>)
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bba:	f7fe fe1f 	bl	80017fc <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc2:	f7fe fe1b 	bl	80017fc <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e037      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bd4:	4b1d      	ldr	r3, [pc, #116]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d0f0      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x46a>
 8002be0:	e02f      	b.n	8002c42 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be2:	4b1c      	ldr	r3, [pc, #112]	; (8002c54 <HAL_RCC_OscConfig+0x4fc>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be8:	f7fe fe08 	bl	80017fc <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf0:	f7fe fe04 	bl	80017fc <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e020      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c02:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x498>
 8002c0e:	e018      	b.n	8002c42 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	69db      	ldr	r3, [r3, #28]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e013      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <HAL_RCC_OscConfig+0x4f4>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d106      	bne.n	8002c3e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d001      	beq.n	8002c42 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	40007000 	.word	0x40007000
 8002c54:	42420060 	.word	0x42420060

08002c58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e0d0      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c6c:	4b6a      	ldr	r3, [pc, #424]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d910      	bls.n	8002c9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7a:	4b67      	ldr	r3, [pc, #412]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f023 0207 	bic.w	r2, r3, #7
 8002c82:	4965      	ldr	r1, [pc, #404]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8a:	4b63      	ldr	r3, [pc, #396]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d001      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0b8      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d020      	beq.n	8002cea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cb4:	4b59      	ldr	r3, [pc, #356]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	4a58      	ldr	r2, [pc, #352]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0308 	and.w	r3, r3, #8
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d005      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ccc:	4b53      	ldr	r3, [pc, #332]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	4a52      	ldr	r2, [pc, #328]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002cd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cd8:	4b50      	ldr	r3, [pc, #320]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	494d      	ldr	r1, [pc, #308]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d040      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d107      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cfe:	4b47      	ldr	r3, [pc, #284]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d115      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e07f      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d107      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d16:	4b41      	ldr	r3, [pc, #260]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d109      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e073      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d26:	4b3d      	ldr	r3, [pc, #244]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e06b      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d36:	4b39      	ldr	r3, [pc, #228]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f023 0203 	bic.w	r2, r3, #3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	4936      	ldr	r1, [pc, #216]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d48:	f7fe fd58 	bl	80017fc <HAL_GetTick>
 8002d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4e:	e00a      	b.n	8002d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d50:	f7fe fd54 	bl	80017fc <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e053      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d66:	4b2d      	ldr	r3, [pc, #180]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f003 020c 	and.w	r2, r3, #12
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d1eb      	bne.n	8002d50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d78:	4b27      	ldr	r3, [pc, #156]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d210      	bcs.n	8002da8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d86:	4b24      	ldr	r3, [pc, #144]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f023 0207 	bic.w	r2, r3, #7
 8002d8e:	4922      	ldr	r1, [pc, #136]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d96:	4b20      	ldr	r3, [pc, #128]	; (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d001      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e032      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002db4:	4b19      	ldr	r3, [pc, #100]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4916      	ldr	r1, [pc, #88]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d009      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dd2:	4b12      	ldr	r3, [pc, #72]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	490e      	ldr	r1, [pc, #56]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002de6:	f000 f821 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002dea:	4602      	mov	r2, r0
 8002dec:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	091b      	lsrs	r3, r3, #4
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	490a      	ldr	r1, [pc, #40]	; (8002e20 <HAL_RCC_ClockConfig+0x1c8>)
 8002df8:	5ccb      	ldrb	r3, [r1, r3]
 8002dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8002dfe:	4a09      	ldr	r2, [pc, #36]	; (8002e24 <HAL_RCC_ClockConfig+0x1cc>)
 8002e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e02:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <HAL_RCC_ClockConfig+0x1d0>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe fcb6 	bl	8001778 <HAL_InitTick>

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	40022000 	.word	0x40022000
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	080042bc 	.word	0x080042bc
 8002e24:	20000030 	.word	0x20000030
 8002e28:	20000034 	.word	0x20000034

08002e2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	2300      	movs	r3, #0
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	2300      	movs	r3, #0
 8002e40:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e46:	4b1e      	ldr	r3, [pc, #120]	; (8002ec0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d002      	beq.n	8002e5c <HAL_RCC_GetSysClockFreq+0x30>
 8002e56:	2b08      	cmp	r3, #8
 8002e58:	d003      	beq.n	8002e62 <HAL_RCC_GetSysClockFreq+0x36>
 8002e5a:	e027      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e5c:	4b19      	ldr	r3, [pc, #100]	; (8002ec4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e5e:	613b      	str	r3, [r7, #16]
      break;
 8002e60:	e027      	b.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	0c9b      	lsrs	r3, r3, #18
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	4a17      	ldr	r2, [pc, #92]	; (8002ec8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e6c:	5cd3      	ldrb	r3, [r2, r3]
 8002e6e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d010      	beq.n	8002e9c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e7a:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	0c5b      	lsrs	r3, r3, #17
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	4a11      	ldr	r2, [pc, #68]	; (8002ecc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e86:	5cd3      	ldrb	r3, [r2, r3]
 8002e88:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a0d      	ldr	r2, [pc, #52]	; (8002ec4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e8e:	fb02 f203 	mul.w	r2, r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	e004      	b.n	8002ea6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a0c      	ldr	r2, [pc, #48]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ea0:	fb02 f303 	mul.w	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	613b      	str	r3, [r7, #16]
      break;
 8002eaa:	e002      	b.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eae:	613b      	str	r3, [r7, #16]
      break;
 8002eb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eb2:	693b      	ldr	r3, [r7, #16]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	371c      	adds	r7, #28
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	007a1200 	.word	0x007a1200
 8002ec8:	080042d4 	.word	0x080042d4
 8002ecc:	080042e4 	.word	0x080042e4
 8002ed0:	003d0900 	.word	0x003d0900

08002ed4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed8:	4b02      	ldr	r3, [pc, #8]	; (8002ee4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eda:	681b      	ldr	r3, [r3, #0]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr
 8002ee4:	20000030 	.word	0x20000030

08002ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eec:	f7ff fff2 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	0a1b      	lsrs	r3, r3, #8
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4903      	ldr	r1, [pc, #12]	; (8002f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	080042cc 	.word	0x080042cc

08002f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f14:	f7ff ffde 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	0adb      	lsrs	r3, r3, #11
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	4903      	ldr	r1, [pc, #12]	; (8002f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f26:	5ccb      	ldrb	r3, [r1, r3]
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40021000 	.word	0x40021000
 8002f34:	080042cc 	.word	0x080042cc

08002f38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f40:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <RCC_Delay+0x34>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <RCC_Delay+0x38>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0a5b      	lsrs	r3, r3, #9
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	fb02 f303 	mul.w	r3, r2, r3
 8002f52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f54:	bf00      	nop
  }
  while (Delay --);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e5a      	subs	r2, r3, #1
 8002f5a:	60fa      	str	r2, [r7, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f9      	bne.n	8002f54 <RCC_Delay+0x1c>
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr
 8002f6c:	20000030 	.word	0x20000030
 8002f70:	10624dd3 	.word	0x10624dd3

08002f74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e041      	b.n	800300a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fe fa22 	bl	80013e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3304      	adds	r3, #4
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4610      	mov	r0, r2
 8002fb4:	f000 fa5c 	bl	8003470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
	...

08003014 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d001      	beq.n	800302c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e03a      	b.n	80030a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0201 	orr.w	r2, r2, #1
 8003042:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a18      	ldr	r2, [pc, #96]	; (80030ac <HAL_TIM_Base_Start_IT+0x98>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00e      	beq.n	800306c <HAL_TIM_Base_Start_IT+0x58>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003056:	d009      	beq.n	800306c <HAL_TIM_Base_Start_IT+0x58>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a14      	ldr	r2, [pc, #80]	; (80030b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d004      	beq.n	800306c <HAL_TIM_Base_Start_IT+0x58>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a13      	ldr	r2, [pc, #76]	; (80030b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d111      	bne.n	8003090 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b06      	cmp	r3, #6
 800307c:	d010      	beq.n	80030a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f042 0201 	orr.w	r2, r2, #1
 800308c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800308e:	e007      	b.n	80030a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr
 80030ac:	40012c00 	.word	0x40012c00
 80030b0:	40000400 	.word	0x40000400
 80030b4:	40000800 	.word	0x40000800

080030b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d020      	beq.n	800311c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d01b      	beq.n	800311c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f06f 0202 	mvn.w	r2, #2
 80030ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f998 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 8003108:	e005      	b.n	8003116 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f98b 	bl	8003426 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 f99a 	bl	800344a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	d020      	beq.n	8003168 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	2b00      	cmp	r3, #0
 800312e:	d01b      	beq.n	8003168 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f06f 0204 	mvn.w	r2, #4
 8003138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2202      	movs	r2, #2
 800313e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f972 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 8003154:	e005      	b.n	8003162 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f965 	bl	8003426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f974 	bl	800344a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d020      	beq.n	80031b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d01b      	beq.n	80031b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0208 	mvn.w	r2, #8
 8003184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2204      	movs	r2, #4
 800318a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f94c 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 80031a0:	e005      	b.n	80031ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f93f 	bl	8003426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f94e 	bl	800344a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d020      	beq.n	8003200 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f003 0310 	and.w	r3, r3, #16
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d01b      	beq.n	8003200 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f06f 0210 	mvn.w	r2, #16
 80031d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2208      	movs	r2, #8
 80031d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 f926 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 80031ec:	e005      	b.n	80031fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f919 	bl	8003426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f928 	bl	800344a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00c      	beq.n	8003224 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f06f 0201 	mvn.w	r2, #1
 800321c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fe f84c 	bl	80012bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00c      	beq.n	8003248 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 fa7f 	bl	8003746 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003258:	2b00      	cmp	r3, #0
 800325a:	d007      	beq.n	800326c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f8f8 	bl	800345c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0320 	and.w	r3, r3, #32
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00c      	beq.n	8003290 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0320 	and.w	r3, r3, #32
 800327c:	2b00      	cmp	r3, #0
 800327e:	d007      	beq.n	8003290 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0220 	mvn.w	r2, #32
 8003288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 fa52 	bl	8003734 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003290:	bf00      	nop
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d101      	bne.n	80032b4 <HAL_TIM_ConfigClockSource+0x1c>
 80032b0:	2302      	movs	r3, #2
 80032b2:	e0b4      	b.n	800341e <HAL_TIM_ConfigClockSource+0x186>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ec:	d03e      	beq.n	800336c <HAL_TIM_ConfigClockSource+0xd4>
 80032ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032f2:	f200 8087 	bhi.w	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 80032f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032fa:	f000 8086 	beq.w	800340a <HAL_TIM_ConfigClockSource+0x172>
 80032fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003302:	d87f      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 8003304:	2b70      	cmp	r3, #112	; 0x70
 8003306:	d01a      	beq.n	800333e <HAL_TIM_ConfigClockSource+0xa6>
 8003308:	2b70      	cmp	r3, #112	; 0x70
 800330a:	d87b      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 800330c:	2b60      	cmp	r3, #96	; 0x60
 800330e:	d050      	beq.n	80033b2 <HAL_TIM_ConfigClockSource+0x11a>
 8003310:	2b60      	cmp	r3, #96	; 0x60
 8003312:	d877      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 8003314:	2b50      	cmp	r3, #80	; 0x50
 8003316:	d03c      	beq.n	8003392 <HAL_TIM_ConfigClockSource+0xfa>
 8003318:	2b50      	cmp	r3, #80	; 0x50
 800331a:	d873      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 800331c:	2b40      	cmp	r3, #64	; 0x40
 800331e:	d058      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x13a>
 8003320:	2b40      	cmp	r3, #64	; 0x40
 8003322:	d86f      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 8003324:	2b30      	cmp	r3, #48	; 0x30
 8003326:	d064      	beq.n	80033f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003328:	2b30      	cmp	r3, #48	; 0x30
 800332a:	d86b      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 800332c:	2b20      	cmp	r3, #32
 800332e:	d060      	beq.n	80033f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003330:	2b20      	cmp	r3, #32
 8003332:	d867      	bhi.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
 8003334:	2b00      	cmp	r3, #0
 8003336:	d05c      	beq.n	80033f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003338:	2b10      	cmp	r3, #16
 800333a:	d05a      	beq.n	80033f2 <HAL_TIM_ConfigClockSource+0x15a>
 800333c:	e062      	b.n	8003404 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6818      	ldr	r0, [r3, #0]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	6899      	ldr	r1, [r3, #8]
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f000 f974 	bl	800363a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	609a      	str	r2, [r3, #8]
      break;
 800336a:	e04f      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	6899      	ldr	r1, [r3, #8]
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f000 f95d 	bl	800363a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689a      	ldr	r2, [r3, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800338e:	609a      	str	r2, [r3, #8]
      break;
 8003390:	e03c      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	6859      	ldr	r1, [r3, #4]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	461a      	mov	r2, r3
 80033a0:	f000 f8d4 	bl	800354c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2150      	movs	r1, #80	; 0x50
 80033aa:	4618      	mov	r0, r3
 80033ac:	f000 f92b 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 80033b0:	e02c      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6818      	ldr	r0, [r3, #0]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	6859      	ldr	r1, [r3, #4]
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	461a      	mov	r2, r3
 80033c0:	f000 f8f2 	bl	80035a8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2160      	movs	r1, #96	; 0x60
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 f91b 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 80033d0:	e01c      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	6859      	ldr	r1, [r3, #4]
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	461a      	mov	r2, r3
 80033e0:	f000 f8b4 	bl	800354c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2140      	movs	r1, #64	; 0x40
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 f90b 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 80033f0:	e00c      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4619      	mov	r1, r3
 80033fc:	4610      	mov	r0, r2
 80033fe:	f000 f902 	bl	8003606 <TIM_ITRx_SetConfig>
      break;
 8003402:	e003      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	73fb      	strb	r3, [r7, #15]
      break;
 8003408:	e000      	b.n	800340c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800340a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800341c:	7bfb      	ldrb	r3, [r7, #15]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003426:	b480      	push	{r7}
 8003428:	b083      	sub	sp, #12
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr

08003438 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	bc80      	pop	{r7}
 8003448:	4770      	bx	lr

0800344a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr

0800345c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr
	...

08003470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a2f      	ldr	r2, [pc, #188]	; (8003540 <TIM_Base_SetConfig+0xd0>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d00b      	beq.n	80034a0 <TIM_Base_SetConfig+0x30>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800348e:	d007      	beq.n	80034a0 <TIM_Base_SetConfig+0x30>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a2c      	ldr	r2, [pc, #176]	; (8003544 <TIM_Base_SetConfig+0xd4>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d003      	beq.n	80034a0 <TIM_Base_SetConfig+0x30>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a2b      	ldr	r2, [pc, #172]	; (8003548 <TIM_Base_SetConfig+0xd8>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d108      	bne.n	80034b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a22      	ldr	r2, [pc, #136]	; (8003540 <TIM_Base_SetConfig+0xd0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d00b      	beq.n	80034d2 <TIM_Base_SetConfig+0x62>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034c0:	d007      	beq.n	80034d2 <TIM_Base_SetConfig+0x62>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1f      	ldr	r2, [pc, #124]	; (8003544 <TIM_Base_SetConfig+0xd4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d003      	beq.n	80034d2 <TIM_Base_SetConfig+0x62>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a1e      	ldr	r2, [pc, #120]	; (8003548 <TIM_Base_SetConfig+0xd8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d108      	bne.n	80034e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a0d      	ldr	r2, [pc, #52]	; (8003540 <TIM_Base_SetConfig+0xd0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d005      	beq.n	8003536 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	f023 0201 	bic.w	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	611a      	str	r2, [r3, #16]
  }
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr
 8003540:	40012c00 	.word	0x40012c00
 8003544:	40000400 	.word	0x40000400
 8003548:	40000800 	.word	0x40000800

0800354c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800354c:	b480      	push	{r7}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	f023 0201 	bic.w	r2, r3, #1
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f023 030a 	bic.w	r3, r3, #10
 8003588:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4313      	orrs	r3, r2
 8003590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	621a      	str	r2, [r3, #32]
}
 800359e:	bf00      	nop
 80035a0:	371c      	adds	r7, #28
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr

080035a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	f023 0210 	bic.w	r2, r3, #16
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	031b      	lsls	r3, r3, #12
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035e4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	011b      	lsls	r3, r3, #4
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	621a      	str	r2, [r3, #32]
}
 80035fc:	bf00      	nop
 80035fe:	371c      	adds	r7, #28
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr

08003606 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003606:	b480      	push	{r7}
 8003608:	b085      	sub	sp, #20
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800361c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4313      	orrs	r3, r2
 8003624:	f043 0307 	orr.w	r3, r3, #7
 8003628:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	609a      	str	r2, [r3, #8]
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	bc80      	pop	{r7}
 8003638:	4770      	bx	lr

0800363a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800363a:	b480      	push	{r7}
 800363c:	b087      	sub	sp, #28
 800363e:	af00      	add	r7, sp, #0
 8003640:	60f8      	str	r0, [r7, #12]
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003654:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	021a      	lsls	r2, r3, #8
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	431a      	orrs	r2, r3
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	4313      	orrs	r3, r2
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	4313      	orrs	r3, r2
 8003666:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	609a      	str	r2, [r3, #8]
}
 800366e:	bf00      	nop
 8003670:	371c      	adds	r7, #28
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr

08003678 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800368c:	2302      	movs	r3, #2
 800368e:	e046      	b.n	800371e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a16      	ldr	r2, [pc, #88]	; (8003728 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d00e      	beq.n	80036f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036dc:	d009      	beq.n	80036f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a12      	ldr	r2, [pc, #72]	; (800372c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d004      	beq.n	80036f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a10      	ldr	r2, [pc, #64]	; (8003730 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d10c      	bne.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	4313      	orrs	r3, r2
 8003702:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	40012c00 	.word	0x40012c00
 800372c:	40000400 	.word	0x40000400
 8003730:	40000800 	.word	0x40000800

08003734 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	bc80      	pop	{r7}
 8003744:	4770      	bx	lr

08003746 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr

08003758 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e042      	b.n	80037f0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d106      	bne.n	8003784 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7fd fe54 	bl	800142c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2224      	movs	r2, #36	; 0x24
 8003788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800379a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f82b 	bl	80037f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	691a      	ldr	r2, [r3, #16]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695a      	ldr	r2, [r3, #20]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2220      	movs	r2, #32
 80037e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	4313      	orrs	r3, r2
 8003826:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003832:	f023 030c 	bic.w	r3, r3, #12
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6812      	ldr	r2, [r2, #0]
 800383a:	68b9      	ldr	r1, [r7, #8]
 800383c:	430b      	orrs	r3, r1
 800383e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a2c      	ldr	r2, [pc, #176]	; (800390c <UART_SetConfig+0x114>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d103      	bne.n	8003868 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003860:	f7ff fb56 	bl	8002f10 <HAL_RCC_GetPCLK2Freq>
 8003864:	60f8      	str	r0, [r7, #12]
 8003866:	e002      	b.n	800386e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003868:	f7ff fb3e 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 800386c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	009a      	lsls	r2, r3, #2
 8003878:	441a      	add	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	fbb2 f3f3 	udiv	r3, r2, r3
 8003884:	4a22      	ldr	r2, [pc, #136]	; (8003910 <UART_SetConfig+0x118>)
 8003886:	fba2 2303 	umull	r2, r3, r2, r3
 800388a:	095b      	lsrs	r3, r3, #5
 800388c:	0119      	lsls	r1, r3, #4
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	4613      	mov	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4413      	add	r3, r2
 8003896:	009a      	lsls	r2, r3, #2
 8003898:	441a      	add	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80038a4:	4b1a      	ldr	r3, [pc, #104]	; (8003910 <UART_SetConfig+0x118>)
 80038a6:	fba3 0302 	umull	r0, r3, r3, r2
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	2064      	movs	r0, #100	; 0x64
 80038ae:	fb00 f303 	mul.w	r3, r0, r3
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	3332      	adds	r3, #50	; 0x32
 80038b8:	4a15      	ldr	r2, [pc, #84]	; (8003910 <UART_SetConfig+0x118>)
 80038ba:	fba2 2303 	umull	r2, r3, r2, r3
 80038be:	095b      	lsrs	r3, r3, #5
 80038c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038c4:	4419      	add	r1, r3
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	4613      	mov	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	009a      	lsls	r2, r3, #2
 80038d0:	441a      	add	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038dc:	4b0c      	ldr	r3, [pc, #48]	; (8003910 <UART_SetConfig+0x118>)
 80038de:	fba3 0302 	umull	r0, r3, r3, r2
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	2064      	movs	r0, #100	; 0x64
 80038e6:	fb00 f303 	mul.w	r3, r0, r3
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	3332      	adds	r3, #50	; 0x32
 80038f0:	4a07      	ldr	r2, [pc, #28]	; (8003910 <UART_SetConfig+0x118>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	095b      	lsrs	r3, r3, #5
 80038f8:	f003 020f 	and.w	r2, r3, #15
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	440a      	add	r2, r1
 8003902:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003904:	bf00      	nop
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	40013800 	.word	0x40013800
 8003910:	51eb851f 	.word	0x51eb851f

08003914 <__errno>:
 8003914:	4b01      	ldr	r3, [pc, #4]	; (800391c <__errno+0x8>)
 8003916:	6818      	ldr	r0, [r3, #0]
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	2000003c 	.word	0x2000003c

08003920 <__libc_init_array>:
 8003920:	b570      	push	{r4, r5, r6, lr}
 8003922:	2600      	movs	r6, #0
 8003924:	4d0c      	ldr	r5, [pc, #48]	; (8003958 <__libc_init_array+0x38>)
 8003926:	4c0d      	ldr	r4, [pc, #52]	; (800395c <__libc_init_array+0x3c>)
 8003928:	1b64      	subs	r4, r4, r5
 800392a:	10a4      	asrs	r4, r4, #2
 800392c:	42a6      	cmp	r6, r4
 800392e:	d109      	bne.n	8003944 <__libc_init_array+0x24>
 8003930:	f000 fc6c 	bl	800420c <_init>
 8003934:	2600      	movs	r6, #0
 8003936:	4d0a      	ldr	r5, [pc, #40]	; (8003960 <__libc_init_array+0x40>)
 8003938:	4c0a      	ldr	r4, [pc, #40]	; (8003964 <__libc_init_array+0x44>)
 800393a:	1b64      	subs	r4, r4, r5
 800393c:	10a4      	asrs	r4, r4, #2
 800393e:	42a6      	cmp	r6, r4
 8003940:	d105      	bne.n	800394e <__libc_init_array+0x2e>
 8003942:	bd70      	pop	{r4, r5, r6, pc}
 8003944:	f855 3b04 	ldr.w	r3, [r5], #4
 8003948:	4798      	blx	r3
 800394a:	3601      	adds	r6, #1
 800394c:	e7ee      	b.n	800392c <__libc_init_array+0xc>
 800394e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003952:	4798      	blx	r3
 8003954:	3601      	adds	r6, #1
 8003956:	e7f2      	b.n	800393e <__libc_init_array+0x1e>
 8003958:	0800431c 	.word	0x0800431c
 800395c:	0800431c 	.word	0x0800431c
 8003960:	0800431c 	.word	0x0800431c
 8003964:	08004320 	.word	0x08004320

08003968 <malloc>:
 8003968:	4b02      	ldr	r3, [pc, #8]	; (8003974 <malloc+0xc>)
 800396a:	4601      	mov	r1, r0
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	f000 b85f 	b.w	8003a30 <_malloc_r>
 8003972:	bf00      	nop
 8003974:	2000003c 	.word	0x2000003c

08003978 <free>:
 8003978:	4b02      	ldr	r3, [pc, #8]	; (8003984 <free+0xc>)
 800397a:	4601      	mov	r1, r0
 800397c:	6818      	ldr	r0, [r3, #0]
 800397e:	f000 b80b 	b.w	8003998 <_free_r>
 8003982:	bf00      	nop
 8003984:	2000003c 	.word	0x2000003c

08003988 <memset>:
 8003988:	4603      	mov	r3, r0
 800398a:	4402      	add	r2, r0
 800398c:	4293      	cmp	r3, r2
 800398e:	d100      	bne.n	8003992 <memset+0xa>
 8003990:	4770      	bx	lr
 8003992:	f803 1b01 	strb.w	r1, [r3], #1
 8003996:	e7f9      	b.n	800398c <memset+0x4>

08003998 <_free_r>:
 8003998:	b538      	push	{r3, r4, r5, lr}
 800399a:	4605      	mov	r5, r0
 800399c:	2900      	cmp	r1, #0
 800399e:	d043      	beq.n	8003a28 <_free_r+0x90>
 80039a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039a4:	1f0c      	subs	r4, r1, #4
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	bfb8      	it	lt
 80039aa:	18e4      	addlt	r4, r4, r3
 80039ac:	f000 f8ca 	bl	8003b44 <__malloc_lock>
 80039b0:	4a1e      	ldr	r2, [pc, #120]	; (8003a2c <_free_r+0x94>)
 80039b2:	6813      	ldr	r3, [r2, #0]
 80039b4:	4610      	mov	r0, r2
 80039b6:	b933      	cbnz	r3, 80039c6 <_free_r+0x2e>
 80039b8:	6063      	str	r3, [r4, #4]
 80039ba:	6014      	str	r4, [r2, #0]
 80039bc:	4628      	mov	r0, r5
 80039be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039c2:	f000 b8c5 	b.w	8003b50 <__malloc_unlock>
 80039c6:	42a3      	cmp	r3, r4
 80039c8:	d90a      	bls.n	80039e0 <_free_r+0x48>
 80039ca:	6821      	ldr	r1, [r4, #0]
 80039cc:	1862      	adds	r2, r4, r1
 80039ce:	4293      	cmp	r3, r2
 80039d0:	bf01      	itttt	eq
 80039d2:	681a      	ldreq	r2, [r3, #0]
 80039d4:	685b      	ldreq	r3, [r3, #4]
 80039d6:	1852      	addeq	r2, r2, r1
 80039d8:	6022      	streq	r2, [r4, #0]
 80039da:	6063      	str	r3, [r4, #4]
 80039dc:	6004      	str	r4, [r0, #0]
 80039de:	e7ed      	b.n	80039bc <_free_r+0x24>
 80039e0:	461a      	mov	r2, r3
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	b10b      	cbz	r3, 80039ea <_free_r+0x52>
 80039e6:	42a3      	cmp	r3, r4
 80039e8:	d9fa      	bls.n	80039e0 <_free_r+0x48>
 80039ea:	6811      	ldr	r1, [r2, #0]
 80039ec:	1850      	adds	r0, r2, r1
 80039ee:	42a0      	cmp	r0, r4
 80039f0:	d10b      	bne.n	8003a0a <_free_r+0x72>
 80039f2:	6820      	ldr	r0, [r4, #0]
 80039f4:	4401      	add	r1, r0
 80039f6:	1850      	adds	r0, r2, r1
 80039f8:	4283      	cmp	r3, r0
 80039fa:	6011      	str	r1, [r2, #0]
 80039fc:	d1de      	bne.n	80039bc <_free_r+0x24>
 80039fe:	6818      	ldr	r0, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	4401      	add	r1, r0
 8003a04:	6011      	str	r1, [r2, #0]
 8003a06:	6053      	str	r3, [r2, #4]
 8003a08:	e7d8      	b.n	80039bc <_free_r+0x24>
 8003a0a:	d902      	bls.n	8003a12 <_free_r+0x7a>
 8003a0c:	230c      	movs	r3, #12
 8003a0e:	602b      	str	r3, [r5, #0]
 8003a10:	e7d4      	b.n	80039bc <_free_r+0x24>
 8003a12:	6820      	ldr	r0, [r4, #0]
 8003a14:	1821      	adds	r1, r4, r0
 8003a16:	428b      	cmp	r3, r1
 8003a18:	bf01      	itttt	eq
 8003a1a:	6819      	ldreq	r1, [r3, #0]
 8003a1c:	685b      	ldreq	r3, [r3, #4]
 8003a1e:	1809      	addeq	r1, r1, r0
 8003a20:	6021      	streq	r1, [r4, #0]
 8003a22:	6063      	str	r3, [r4, #4]
 8003a24:	6054      	str	r4, [r2, #4]
 8003a26:	e7c9      	b.n	80039bc <_free_r+0x24>
 8003a28:	bd38      	pop	{r3, r4, r5, pc}
 8003a2a:	bf00      	nop
 8003a2c:	200000dc 	.word	0x200000dc

08003a30 <_malloc_r>:
 8003a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a32:	1ccd      	adds	r5, r1, #3
 8003a34:	f025 0503 	bic.w	r5, r5, #3
 8003a38:	3508      	adds	r5, #8
 8003a3a:	2d0c      	cmp	r5, #12
 8003a3c:	bf38      	it	cc
 8003a3e:	250c      	movcc	r5, #12
 8003a40:	2d00      	cmp	r5, #0
 8003a42:	4606      	mov	r6, r0
 8003a44:	db01      	blt.n	8003a4a <_malloc_r+0x1a>
 8003a46:	42a9      	cmp	r1, r5
 8003a48:	d903      	bls.n	8003a52 <_malloc_r+0x22>
 8003a4a:	230c      	movs	r3, #12
 8003a4c:	6033      	str	r3, [r6, #0]
 8003a4e:	2000      	movs	r0, #0
 8003a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a52:	f000 f877 	bl	8003b44 <__malloc_lock>
 8003a56:	4921      	ldr	r1, [pc, #132]	; (8003adc <_malloc_r+0xac>)
 8003a58:	680a      	ldr	r2, [r1, #0]
 8003a5a:	4614      	mov	r4, r2
 8003a5c:	b99c      	cbnz	r4, 8003a86 <_malloc_r+0x56>
 8003a5e:	4f20      	ldr	r7, [pc, #128]	; (8003ae0 <_malloc_r+0xb0>)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	b923      	cbnz	r3, 8003a6e <_malloc_r+0x3e>
 8003a64:	4621      	mov	r1, r4
 8003a66:	4630      	mov	r0, r6
 8003a68:	f000 f83c 	bl	8003ae4 <_sbrk_r>
 8003a6c:	6038      	str	r0, [r7, #0]
 8003a6e:	4629      	mov	r1, r5
 8003a70:	4630      	mov	r0, r6
 8003a72:	f000 f837 	bl	8003ae4 <_sbrk_r>
 8003a76:	1c43      	adds	r3, r0, #1
 8003a78:	d123      	bne.n	8003ac2 <_malloc_r+0x92>
 8003a7a:	230c      	movs	r3, #12
 8003a7c:	4630      	mov	r0, r6
 8003a7e:	6033      	str	r3, [r6, #0]
 8003a80:	f000 f866 	bl	8003b50 <__malloc_unlock>
 8003a84:	e7e3      	b.n	8003a4e <_malloc_r+0x1e>
 8003a86:	6823      	ldr	r3, [r4, #0]
 8003a88:	1b5b      	subs	r3, r3, r5
 8003a8a:	d417      	bmi.n	8003abc <_malloc_r+0x8c>
 8003a8c:	2b0b      	cmp	r3, #11
 8003a8e:	d903      	bls.n	8003a98 <_malloc_r+0x68>
 8003a90:	6023      	str	r3, [r4, #0]
 8003a92:	441c      	add	r4, r3
 8003a94:	6025      	str	r5, [r4, #0]
 8003a96:	e004      	b.n	8003aa2 <_malloc_r+0x72>
 8003a98:	6863      	ldr	r3, [r4, #4]
 8003a9a:	42a2      	cmp	r2, r4
 8003a9c:	bf0c      	ite	eq
 8003a9e:	600b      	streq	r3, [r1, #0]
 8003aa0:	6053      	strne	r3, [r2, #4]
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	f000 f854 	bl	8003b50 <__malloc_unlock>
 8003aa8:	f104 000b 	add.w	r0, r4, #11
 8003aac:	1d23      	adds	r3, r4, #4
 8003aae:	f020 0007 	bic.w	r0, r0, #7
 8003ab2:	1ac2      	subs	r2, r0, r3
 8003ab4:	d0cc      	beq.n	8003a50 <_malloc_r+0x20>
 8003ab6:	1a1b      	subs	r3, r3, r0
 8003ab8:	50a3      	str	r3, [r4, r2]
 8003aba:	e7c9      	b.n	8003a50 <_malloc_r+0x20>
 8003abc:	4622      	mov	r2, r4
 8003abe:	6864      	ldr	r4, [r4, #4]
 8003ac0:	e7cc      	b.n	8003a5c <_malloc_r+0x2c>
 8003ac2:	1cc4      	adds	r4, r0, #3
 8003ac4:	f024 0403 	bic.w	r4, r4, #3
 8003ac8:	42a0      	cmp	r0, r4
 8003aca:	d0e3      	beq.n	8003a94 <_malloc_r+0x64>
 8003acc:	1a21      	subs	r1, r4, r0
 8003ace:	4630      	mov	r0, r6
 8003ad0:	f000 f808 	bl	8003ae4 <_sbrk_r>
 8003ad4:	3001      	adds	r0, #1
 8003ad6:	d1dd      	bne.n	8003a94 <_malloc_r+0x64>
 8003ad8:	e7cf      	b.n	8003a7a <_malloc_r+0x4a>
 8003ada:	bf00      	nop
 8003adc:	200000dc 	.word	0x200000dc
 8003ae0:	200000e0 	.word	0x200000e0

08003ae4 <_sbrk_r>:
 8003ae4:	b538      	push	{r3, r4, r5, lr}
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	4d05      	ldr	r5, [pc, #20]	; (8003b00 <_sbrk_r+0x1c>)
 8003aea:	4604      	mov	r4, r0
 8003aec:	4608      	mov	r0, r1
 8003aee:	602b      	str	r3, [r5, #0]
 8003af0:	f7fd fd5c 	bl	80015ac <_sbrk>
 8003af4:	1c43      	adds	r3, r0, #1
 8003af6:	d102      	bne.n	8003afe <_sbrk_r+0x1a>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	b103      	cbz	r3, 8003afe <_sbrk_r+0x1a>
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	bd38      	pop	{r3, r4, r5, pc}
 8003b00:	2000024c 	.word	0x2000024c

08003b04 <siprintf>:
 8003b04:	b40e      	push	{r1, r2, r3}
 8003b06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b0a:	b500      	push	{lr}
 8003b0c:	b09c      	sub	sp, #112	; 0x70
 8003b0e:	ab1d      	add	r3, sp, #116	; 0x74
 8003b10:	9002      	str	r0, [sp, #8]
 8003b12:	9006      	str	r0, [sp, #24]
 8003b14:	9107      	str	r1, [sp, #28]
 8003b16:	9104      	str	r1, [sp, #16]
 8003b18:	4808      	ldr	r0, [pc, #32]	; (8003b3c <siprintf+0x38>)
 8003b1a:	4909      	ldr	r1, [pc, #36]	; (8003b40 <siprintf+0x3c>)
 8003b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b20:	9105      	str	r1, [sp, #20]
 8003b22:	6800      	ldr	r0, [r0, #0]
 8003b24:	a902      	add	r1, sp, #8
 8003b26:	9301      	str	r3, [sp, #4]
 8003b28:	f000 f874 	bl	8003c14 <_svfiprintf_r>
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	9b02      	ldr	r3, [sp, #8]
 8003b30:	701a      	strb	r2, [r3, #0]
 8003b32:	b01c      	add	sp, #112	; 0x70
 8003b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b38:	b003      	add	sp, #12
 8003b3a:	4770      	bx	lr
 8003b3c:	2000003c 	.word	0x2000003c
 8003b40:	ffff0208 	.word	0xffff0208

08003b44 <__malloc_lock>:
 8003b44:	4801      	ldr	r0, [pc, #4]	; (8003b4c <__malloc_lock+0x8>)
 8003b46:	f000 bafb 	b.w	8004140 <__retarget_lock_acquire_recursive>
 8003b4a:	bf00      	nop
 8003b4c:	20000254 	.word	0x20000254

08003b50 <__malloc_unlock>:
 8003b50:	4801      	ldr	r0, [pc, #4]	; (8003b58 <__malloc_unlock+0x8>)
 8003b52:	f000 baf6 	b.w	8004142 <__retarget_lock_release_recursive>
 8003b56:	bf00      	nop
 8003b58:	20000254 	.word	0x20000254

08003b5c <__ssputs_r>:
 8003b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b60:	688e      	ldr	r6, [r1, #8]
 8003b62:	4682      	mov	sl, r0
 8003b64:	429e      	cmp	r6, r3
 8003b66:	460c      	mov	r4, r1
 8003b68:	4690      	mov	r8, r2
 8003b6a:	461f      	mov	r7, r3
 8003b6c:	d838      	bhi.n	8003be0 <__ssputs_r+0x84>
 8003b6e:	898a      	ldrh	r2, [r1, #12]
 8003b70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003b74:	d032      	beq.n	8003bdc <__ssputs_r+0x80>
 8003b76:	6825      	ldr	r5, [r4, #0]
 8003b78:	6909      	ldr	r1, [r1, #16]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	eba5 0901 	sub.w	r9, r5, r1
 8003b80:	6965      	ldr	r5, [r4, #20]
 8003b82:	444b      	add	r3, r9
 8003b84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b8c:	106d      	asrs	r5, r5, #1
 8003b8e:	429d      	cmp	r5, r3
 8003b90:	bf38      	it	cc
 8003b92:	461d      	movcc	r5, r3
 8003b94:	0553      	lsls	r3, r2, #21
 8003b96:	d531      	bpl.n	8003bfc <__ssputs_r+0xa0>
 8003b98:	4629      	mov	r1, r5
 8003b9a:	f7ff ff49 	bl	8003a30 <_malloc_r>
 8003b9e:	4606      	mov	r6, r0
 8003ba0:	b950      	cbnz	r0, 8003bb8 <__ssputs_r+0x5c>
 8003ba2:	230c      	movs	r3, #12
 8003ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba8:	f8ca 3000 	str.w	r3, [sl]
 8003bac:	89a3      	ldrh	r3, [r4, #12]
 8003bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bb2:	81a3      	strh	r3, [r4, #12]
 8003bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bb8:	464a      	mov	r2, r9
 8003bba:	6921      	ldr	r1, [r4, #16]
 8003bbc:	f000 fad0 	bl	8004160 <memcpy>
 8003bc0:	89a3      	ldrh	r3, [r4, #12]
 8003bc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bca:	81a3      	strh	r3, [r4, #12]
 8003bcc:	6126      	str	r6, [r4, #16]
 8003bce:	444e      	add	r6, r9
 8003bd0:	6026      	str	r6, [r4, #0]
 8003bd2:	463e      	mov	r6, r7
 8003bd4:	6165      	str	r5, [r4, #20]
 8003bd6:	eba5 0509 	sub.w	r5, r5, r9
 8003bda:	60a5      	str	r5, [r4, #8]
 8003bdc:	42be      	cmp	r6, r7
 8003bde:	d900      	bls.n	8003be2 <__ssputs_r+0x86>
 8003be0:	463e      	mov	r6, r7
 8003be2:	4632      	mov	r2, r6
 8003be4:	4641      	mov	r1, r8
 8003be6:	6820      	ldr	r0, [r4, #0]
 8003be8:	f000 fac8 	bl	800417c <memmove>
 8003bec:	68a3      	ldr	r3, [r4, #8]
 8003bee:	6822      	ldr	r2, [r4, #0]
 8003bf0:	1b9b      	subs	r3, r3, r6
 8003bf2:	4432      	add	r2, r6
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	60a3      	str	r3, [r4, #8]
 8003bf8:	6022      	str	r2, [r4, #0]
 8003bfa:	e7db      	b.n	8003bb4 <__ssputs_r+0x58>
 8003bfc:	462a      	mov	r2, r5
 8003bfe:	f000 fad7 	bl	80041b0 <_realloc_r>
 8003c02:	4606      	mov	r6, r0
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d1e1      	bne.n	8003bcc <__ssputs_r+0x70>
 8003c08:	4650      	mov	r0, sl
 8003c0a:	6921      	ldr	r1, [r4, #16]
 8003c0c:	f7ff fec4 	bl	8003998 <_free_r>
 8003c10:	e7c7      	b.n	8003ba2 <__ssputs_r+0x46>
	...

08003c14 <_svfiprintf_r>:
 8003c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c18:	4698      	mov	r8, r3
 8003c1a:	898b      	ldrh	r3, [r1, #12]
 8003c1c:	4607      	mov	r7, r0
 8003c1e:	061b      	lsls	r3, r3, #24
 8003c20:	460d      	mov	r5, r1
 8003c22:	4614      	mov	r4, r2
 8003c24:	b09d      	sub	sp, #116	; 0x74
 8003c26:	d50e      	bpl.n	8003c46 <_svfiprintf_r+0x32>
 8003c28:	690b      	ldr	r3, [r1, #16]
 8003c2a:	b963      	cbnz	r3, 8003c46 <_svfiprintf_r+0x32>
 8003c2c:	2140      	movs	r1, #64	; 0x40
 8003c2e:	f7ff feff 	bl	8003a30 <_malloc_r>
 8003c32:	6028      	str	r0, [r5, #0]
 8003c34:	6128      	str	r0, [r5, #16]
 8003c36:	b920      	cbnz	r0, 8003c42 <_svfiprintf_r+0x2e>
 8003c38:	230c      	movs	r3, #12
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c40:	e0d1      	b.n	8003de6 <_svfiprintf_r+0x1d2>
 8003c42:	2340      	movs	r3, #64	; 0x40
 8003c44:	616b      	str	r3, [r5, #20]
 8003c46:	2300      	movs	r3, #0
 8003c48:	9309      	str	r3, [sp, #36]	; 0x24
 8003c4a:	2320      	movs	r3, #32
 8003c4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c50:	2330      	movs	r3, #48	; 0x30
 8003c52:	f04f 0901 	mov.w	r9, #1
 8003c56:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c5a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003e00 <_svfiprintf_r+0x1ec>
 8003c5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c62:	4623      	mov	r3, r4
 8003c64:	469a      	mov	sl, r3
 8003c66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c6a:	b10a      	cbz	r2, 8003c70 <_svfiprintf_r+0x5c>
 8003c6c:	2a25      	cmp	r2, #37	; 0x25
 8003c6e:	d1f9      	bne.n	8003c64 <_svfiprintf_r+0x50>
 8003c70:	ebba 0b04 	subs.w	fp, sl, r4
 8003c74:	d00b      	beq.n	8003c8e <_svfiprintf_r+0x7a>
 8003c76:	465b      	mov	r3, fp
 8003c78:	4622      	mov	r2, r4
 8003c7a:	4629      	mov	r1, r5
 8003c7c:	4638      	mov	r0, r7
 8003c7e:	f7ff ff6d 	bl	8003b5c <__ssputs_r>
 8003c82:	3001      	adds	r0, #1
 8003c84:	f000 80aa 	beq.w	8003ddc <_svfiprintf_r+0x1c8>
 8003c88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c8a:	445a      	add	r2, fp
 8003c8c:	9209      	str	r2, [sp, #36]	; 0x24
 8003c8e:	f89a 3000 	ldrb.w	r3, [sl]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 80a2 	beq.w	8003ddc <_svfiprintf_r+0x1c8>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ca2:	f10a 0a01 	add.w	sl, sl, #1
 8003ca6:	9304      	str	r3, [sp, #16]
 8003ca8:	9307      	str	r3, [sp, #28]
 8003caa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003cae:	931a      	str	r3, [sp, #104]	; 0x68
 8003cb0:	4654      	mov	r4, sl
 8003cb2:	2205      	movs	r2, #5
 8003cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cb8:	4851      	ldr	r0, [pc, #324]	; (8003e00 <_svfiprintf_r+0x1ec>)
 8003cba:	f000 fa43 	bl	8004144 <memchr>
 8003cbe:	9a04      	ldr	r2, [sp, #16]
 8003cc0:	b9d8      	cbnz	r0, 8003cfa <_svfiprintf_r+0xe6>
 8003cc2:	06d0      	lsls	r0, r2, #27
 8003cc4:	bf44      	itt	mi
 8003cc6:	2320      	movmi	r3, #32
 8003cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ccc:	0711      	lsls	r1, r2, #28
 8003cce:	bf44      	itt	mi
 8003cd0:	232b      	movmi	r3, #43	; 0x2b
 8003cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8003cda:	2b2a      	cmp	r3, #42	; 0x2a
 8003cdc:	d015      	beq.n	8003d0a <_svfiprintf_r+0xf6>
 8003cde:	4654      	mov	r4, sl
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f04f 0c0a 	mov.w	ip, #10
 8003ce6:	9a07      	ldr	r2, [sp, #28]
 8003ce8:	4621      	mov	r1, r4
 8003cea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cee:	3b30      	subs	r3, #48	; 0x30
 8003cf0:	2b09      	cmp	r3, #9
 8003cf2:	d94e      	bls.n	8003d92 <_svfiprintf_r+0x17e>
 8003cf4:	b1b0      	cbz	r0, 8003d24 <_svfiprintf_r+0x110>
 8003cf6:	9207      	str	r2, [sp, #28]
 8003cf8:	e014      	b.n	8003d24 <_svfiprintf_r+0x110>
 8003cfa:	eba0 0308 	sub.w	r3, r0, r8
 8003cfe:	fa09 f303 	lsl.w	r3, r9, r3
 8003d02:	4313      	orrs	r3, r2
 8003d04:	46a2      	mov	sl, r4
 8003d06:	9304      	str	r3, [sp, #16]
 8003d08:	e7d2      	b.n	8003cb0 <_svfiprintf_r+0x9c>
 8003d0a:	9b03      	ldr	r3, [sp, #12]
 8003d0c:	1d19      	adds	r1, r3, #4
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	9103      	str	r1, [sp, #12]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	bfbb      	ittet	lt
 8003d16:	425b      	neglt	r3, r3
 8003d18:	f042 0202 	orrlt.w	r2, r2, #2
 8003d1c:	9307      	strge	r3, [sp, #28]
 8003d1e:	9307      	strlt	r3, [sp, #28]
 8003d20:	bfb8      	it	lt
 8003d22:	9204      	strlt	r2, [sp, #16]
 8003d24:	7823      	ldrb	r3, [r4, #0]
 8003d26:	2b2e      	cmp	r3, #46	; 0x2e
 8003d28:	d10c      	bne.n	8003d44 <_svfiprintf_r+0x130>
 8003d2a:	7863      	ldrb	r3, [r4, #1]
 8003d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8003d2e:	d135      	bne.n	8003d9c <_svfiprintf_r+0x188>
 8003d30:	9b03      	ldr	r3, [sp, #12]
 8003d32:	3402      	adds	r4, #2
 8003d34:	1d1a      	adds	r2, r3, #4
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	9203      	str	r2, [sp, #12]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	bfb8      	it	lt
 8003d3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d42:	9305      	str	r3, [sp, #20]
 8003d44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003e10 <_svfiprintf_r+0x1fc>
 8003d48:	2203      	movs	r2, #3
 8003d4a:	4650      	mov	r0, sl
 8003d4c:	7821      	ldrb	r1, [r4, #0]
 8003d4e:	f000 f9f9 	bl	8004144 <memchr>
 8003d52:	b140      	cbz	r0, 8003d66 <_svfiprintf_r+0x152>
 8003d54:	2340      	movs	r3, #64	; 0x40
 8003d56:	eba0 000a 	sub.w	r0, r0, sl
 8003d5a:	fa03 f000 	lsl.w	r0, r3, r0
 8003d5e:	9b04      	ldr	r3, [sp, #16]
 8003d60:	3401      	adds	r4, #1
 8003d62:	4303      	orrs	r3, r0
 8003d64:	9304      	str	r3, [sp, #16]
 8003d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d6a:	2206      	movs	r2, #6
 8003d6c:	4825      	ldr	r0, [pc, #148]	; (8003e04 <_svfiprintf_r+0x1f0>)
 8003d6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d72:	f000 f9e7 	bl	8004144 <memchr>
 8003d76:	2800      	cmp	r0, #0
 8003d78:	d038      	beq.n	8003dec <_svfiprintf_r+0x1d8>
 8003d7a:	4b23      	ldr	r3, [pc, #140]	; (8003e08 <_svfiprintf_r+0x1f4>)
 8003d7c:	bb1b      	cbnz	r3, 8003dc6 <_svfiprintf_r+0x1b2>
 8003d7e:	9b03      	ldr	r3, [sp, #12]
 8003d80:	3307      	adds	r3, #7
 8003d82:	f023 0307 	bic.w	r3, r3, #7
 8003d86:	3308      	adds	r3, #8
 8003d88:	9303      	str	r3, [sp, #12]
 8003d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d8c:	4433      	add	r3, r6
 8003d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8003d90:	e767      	b.n	8003c62 <_svfiprintf_r+0x4e>
 8003d92:	460c      	mov	r4, r1
 8003d94:	2001      	movs	r0, #1
 8003d96:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d9a:	e7a5      	b.n	8003ce8 <_svfiprintf_r+0xd4>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f04f 0c0a 	mov.w	ip, #10
 8003da2:	4619      	mov	r1, r3
 8003da4:	3401      	adds	r4, #1
 8003da6:	9305      	str	r3, [sp, #20]
 8003da8:	4620      	mov	r0, r4
 8003daa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dae:	3a30      	subs	r2, #48	; 0x30
 8003db0:	2a09      	cmp	r2, #9
 8003db2:	d903      	bls.n	8003dbc <_svfiprintf_r+0x1a8>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0c5      	beq.n	8003d44 <_svfiprintf_r+0x130>
 8003db8:	9105      	str	r1, [sp, #20]
 8003dba:	e7c3      	b.n	8003d44 <_svfiprintf_r+0x130>
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dc4:	e7f0      	b.n	8003da8 <_svfiprintf_r+0x194>
 8003dc6:	ab03      	add	r3, sp, #12
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	462a      	mov	r2, r5
 8003dcc:	4638      	mov	r0, r7
 8003dce:	4b0f      	ldr	r3, [pc, #60]	; (8003e0c <_svfiprintf_r+0x1f8>)
 8003dd0:	a904      	add	r1, sp, #16
 8003dd2:	f3af 8000 	nop.w
 8003dd6:	1c42      	adds	r2, r0, #1
 8003dd8:	4606      	mov	r6, r0
 8003dda:	d1d6      	bne.n	8003d8a <_svfiprintf_r+0x176>
 8003ddc:	89ab      	ldrh	r3, [r5, #12]
 8003dde:	065b      	lsls	r3, r3, #25
 8003de0:	f53f af2c 	bmi.w	8003c3c <_svfiprintf_r+0x28>
 8003de4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003de6:	b01d      	add	sp, #116	; 0x74
 8003de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dec:	ab03      	add	r3, sp, #12
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	462a      	mov	r2, r5
 8003df2:	4638      	mov	r0, r7
 8003df4:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <_svfiprintf_r+0x1f8>)
 8003df6:	a904      	add	r1, sp, #16
 8003df8:	f000 f87c 	bl	8003ef4 <_printf_i>
 8003dfc:	e7eb      	b.n	8003dd6 <_svfiprintf_r+0x1c2>
 8003dfe:	bf00      	nop
 8003e00:	080042e6 	.word	0x080042e6
 8003e04:	080042f0 	.word	0x080042f0
 8003e08:	00000000 	.word	0x00000000
 8003e0c:	08003b5d 	.word	0x08003b5d
 8003e10:	080042ec 	.word	0x080042ec

08003e14 <_printf_common>:
 8003e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e18:	4616      	mov	r6, r2
 8003e1a:	4699      	mov	r9, r3
 8003e1c:	688a      	ldr	r2, [r1, #8]
 8003e1e:	690b      	ldr	r3, [r1, #16]
 8003e20:	4607      	mov	r7, r0
 8003e22:	4293      	cmp	r3, r2
 8003e24:	bfb8      	it	lt
 8003e26:	4613      	movlt	r3, r2
 8003e28:	6033      	str	r3, [r6, #0]
 8003e2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e2e:	460c      	mov	r4, r1
 8003e30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e34:	b10a      	cbz	r2, 8003e3a <_printf_common+0x26>
 8003e36:	3301      	adds	r3, #1
 8003e38:	6033      	str	r3, [r6, #0]
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	0699      	lsls	r1, r3, #26
 8003e3e:	bf42      	ittt	mi
 8003e40:	6833      	ldrmi	r3, [r6, #0]
 8003e42:	3302      	addmi	r3, #2
 8003e44:	6033      	strmi	r3, [r6, #0]
 8003e46:	6825      	ldr	r5, [r4, #0]
 8003e48:	f015 0506 	ands.w	r5, r5, #6
 8003e4c:	d106      	bne.n	8003e5c <_printf_common+0x48>
 8003e4e:	f104 0a19 	add.w	sl, r4, #25
 8003e52:	68e3      	ldr	r3, [r4, #12]
 8003e54:	6832      	ldr	r2, [r6, #0]
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	42ab      	cmp	r3, r5
 8003e5a:	dc28      	bgt.n	8003eae <_printf_common+0x9a>
 8003e5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e60:	1e13      	subs	r3, r2, #0
 8003e62:	6822      	ldr	r2, [r4, #0]
 8003e64:	bf18      	it	ne
 8003e66:	2301      	movne	r3, #1
 8003e68:	0692      	lsls	r2, r2, #26
 8003e6a:	d42d      	bmi.n	8003ec8 <_printf_common+0xb4>
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	4638      	mov	r0, r7
 8003e70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e74:	47c0      	blx	r8
 8003e76:	3001      	adds	r0, #1
 8003e78:	d020      	beq.n	8003ebc <_printf_common+0xa8>
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	68e5      	ldr	r5, [r4, #12]
 8003e7e:	f003 0306 	and.w	r3, r3, #6
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	bf18      	it	ne
 8003e86:	2500      	movne	r5, #0
 8003e88:	6832      	ldr	r2, [r6, #0]
 8003e8a:	f04f 0600 	mov.w	r6, #0
 8003e8e:	68a3      	ldr	r3, [r4, #8]
 8003e90:	bf08      	it	eq
 8003e92:	1aad      	subeq	r5, r5, r2
 8003e94:	6922      	ldr	r2, [r4, #16]
 8003e96:	bf08      	it	eq
 8003e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	bfc4      	itt	gt
 8003ea0:	1a9b      	subgt	r3, r3, r2
 8003ea2:	18ed      	addgt	r5, r5, r3
 8003ea4:	341a      	adds	r4, #26
 8003ea6:	42b5      	cmp	r5, r6
 8003ea8:	d11a      	bne.n	8003ee0 <_printf_common+0xcc>
 8003eaa:	2000      	movs	r0, #0
 8003eac:	e008      	b.n	8003ec0 <_printf_common+0xac>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4652      	mov	r2, sl
 8003eb2:	4649      	mov	r1, r9
 8003eb4:	4638      	mov	r0, r7
 8003eb6:	47c0      	blx	r8
 8003eb8:	3001      	adds	r0, #1
 8003eba:	d103      	bne.n	8003ec4 <_printf_common+0xb0>
 8003ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec4:	3501      	adds	r5, #1
 8003ec6:	e7c4      	b.n	8003e52 <_printf_common+0x3e>
 8003ec8:	2030      	movs	r0, #48	; 0x30
 8003eca:	18e1      	adds	r1, r4, r3
 8003ecc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ed6:	4422      	add	r2, r4
 8003ed8:	3302      	adds	r3, #2
 8003eda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ede:	e7c5      	b.n	8003e6c <_printf_common+0x58>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	4622      	mov	r2, r4
 8003ee4:	4649      	mov	r1, r9
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	47c0      	blx	r8
 8003eea:	3001      	adds	r0, #1
 8003eec:	d0e6      	beq.n	8003ebc <_printf_common+0xa8>
 8003eee:	3601      	adds	r6, #1
 8003ef0:	e7d9      	b.n	8003ea6 <_printf_common+0x92>
	...

08003ef4 <_printf_i>:
 8003ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef8:	460c      	mov	r4, r1
 8003efa:	7e27      	ldrb	r7, [r4, #24]
 8003efc:	4691      	mov	r9, r2
 8003efe:	2f78      	cmp	r7, #120	; 0x78
 8003f00:	4680      	mov	r8, r0
 8003f02:	469a      	mov	sl, r3
 8003f04:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003f06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f0a:	d807      	bhi.n	8003f1c <_printf_i+0x28>
 8003f0c:	2f62      	cmp	r7, #98	; 0x62
 8003f0e:	d80a      	bhi.n	8003f26 <_printf_i+0x32>
 8003f10:	2f00      	cmp	r7, #0
 8003f12:	f000 80d9 	beq.w	80040c8 <_printf_i+0x1d4>
 8003f16:	2f58      	cmp	r7, #88	; 0x58
 8003f18:	f000 80a4 	beq.w	8004064 <_printf_i+0x170>
 8003f1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f24:	e03a      	b.n	8003f9c <_printf_i+0xa8>
 8003f26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f2a:	2b15      	cmp	r3, #21
 8003f2c:	d8f6      	bhi.n	8003f1c <_printf_i+0x28>
 8003f2e:	a001      	add	r0, pc, #4	; (adr r0, 8003f34 <_printf_i+0x40>)
 8003f30:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003f34:	08003f8d 	.word	0x08003f8d
 8003f38:	08003fa1 	.word	0x08003fa1
 8003f3c:	08003f1d 	.word	0x08003f1d
 8003f40:	08003f1d 	.word	0x08003f1d
 8003f44:	08003f1d 	.word	0x08003f1d
 8003f48:	08003f1d 	.word	0x08003f1d
 8003f4c:	08003fa1 	.word	0x08003fa1
 8003f50:	08003f1d 	.word	0x08003f1d
 8003f54:	08003f1d 	.word	0x08003f1d
 8003f58:	08003f1d 	.word	0x08003f1d
 8003f5c:	08003f1d 	.word	0x08003f1d
 8003f60:	080040af 	.word	0x080040af
 8003f64:	08003fd1 	.word	0x08003fd1
 8003f68:	08004091 	.word	0x08004091
 8003f6c:	08003f1d 	.word	0x08003f1d
 8003f70:	08003f1d 	.word	0x08003f1d
 8003f74:	080040d1 	.word	0x080040d1
 8003f78:	08003f1d 	.word	0x08003f1d
 8003f7c:	08003fd1 	.word	0x08003fd1
 8003f80:	08003f1d 	.word	0x08003f1d
 8003f84:	08003f1d 	.word	0x08003f1d
 8003f88:	08004099 	.word	0x08004099
 8003f8c:	680b      	ldr	r3, [r1, #0]
 8003f8e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f92:	1d1a      	adds	r2, r3, #4
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	600a      	str	r2, [r1, #0]
 8003f98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e0a4      	b.n	80040ea <_printf_i+0x1f6>
 8003fa0:	6825      	ldr	r5, [r4, #0]
 8003fa2:	6808      	ldr	r0, [r1, #0]
 8003fa4:	062e      	lsls	r6, r5, #24
 8003fa6:	f100 0304 	add.w	r3, r0, #4
 8003faa:	d50a      	bpl.n	8003fc2 <_printf_i+0xce>
 8003fac:	6805      	ldr	r5, [r0, #0]
 8003fae:	600b      	str	r3, [r1, #0]
 8003fb0:	2d00      	cmp	r5, #0
 8003fb2:	da03      	bge.n	8003fbc <_printf_i+0xc8>
 8003fb4:	232d      	movs	r3, #45	; 0x2d
 8003fb6:	426d      	negs	r5, r5
 8003fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fbc:	230a      	movs	r3, #10
 8003fbe:	485e      	ldr	r0, [pc, #376]	; (8004138 <_printf_i+0x244>)
 8003fc0:	e019      	b.n	8003ff6 <_printf_i+0x102>
 8003fc2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003fc6:	6805      	ldr	r5, [r0, #0]
 8003fc8:	600b      	str	r3, [r1, #0]
 8003fca:	bf18      	it	ne
 8003fcc:	b22d      	sxthne	r5, r5
 8003fce:	e7ef      	b.n	8003fb0 <_printf_i+0xbc>
 8003fd0:	680b      	ldr	r3, [r1, #0]
 8003fd2:	6825      	ldr	r5, [r4, #0]
 8003fd4:	1d18      	adds	r0, r3, #4
 8003fd6:	6008      	str	r0, [r1, #0]
 8003fd8:	0628      	lsls	r0, r5, #24
 8003fda:	d501      	bpl.n	8003fe0 <_printf_i+0xec>
 8003fdc:	681d      	ldr	r5, [r3, #0]
 8003fde:	e002      	b.n	8003fe6 <_printf_i+0xf2>
 8003fe0:	0669      	lsls	r1, r5, #25
 8003fe2:	d5fb      	bpl.n	8003fdc <_printf_i+0xe8>
 8003fe4:	881d      	ldrh	r5, [r3, #0]
 8003fe6:	2f6f      	cmp	r7, #111	; 0x6f
 8003fe8:	bf0c      	ite	eq
 8003fea:	2308      	moveq	r3, #8
 8003fec:	230a      	movne	r3, #10
 8003fee:	4852      	ldr	r0, [pc, #328]	; (8004138 <_printf_i+0x244>)
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ff6:	6866      	ldr	r6, [r4, #4]
 8003ff8:	2e00      	cmp	r6, #0
 8003ffa:	bfa8      	it	ge
 8003ffc:	6821      	ldrge	r1, [r4, #0]
 8003ffe:	60a6      	str	r6, [r4, #8]
 8004000:	bfa4      	itt	ge
 8004002:	f021 0104 	bicge.w	r1, r1, #4
 8004006:	6021      	strge	r1, [r4, #0]
 8004008:	b90d      	cbnz	r5, 800400e <_printf_i+0x11a>
 800400a:	2e00      	cmp	r6, #0
 800400c:	d04d      	beq.n	80040aa <_printf_i+0x1b6>
 800400e:	4616      	mov	r6, r2
 8004010:	fbb5 f1f3 	udiv	r1, r5, r3
 8004014:	fb03 5711 	mls	r7, r3, r1, r5
 8004018:	5dc7      	ldrb	r7, [r0, r7]
 800401a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800401e:	462f      	mov	r7, r5
 8004020:	42bb      	cmp	r3, r7
 8004022:	460d      	mov	r5, r1
 8004024:	d9f4      	bls.n	8004010 <_printf_i+0x11c>
 8004026:	2b08      	cmp	r3, #8
 8004028:	d10b      	bne.n	8004042 <_printf_i+0x14e>
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	07df      	lsls	r7, r3, #31
 800402e:	d508      	bpl.n	8004042 <_printf_i+0x14e>
 8004030:	6923      	ldr	r3, [r4, #16]
 8004032:	6861      	ldr	r1, [r4, #4]
 8004034:	4299      	cmp	r1, r3
 8004036:	bfde      	ittt	le
 8004038:	2330      	movle	r3, #48	; 0x30
 800403a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800403e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004042:	1b92      	subs	r2, r2, r6
 8004044:	6122      	str	r2, [r4, #16]
 8004046:	464b      	mov	r3, r9
 8004048:	4621      	mov	r1, r4
 800404a:	4640      	mov	r0, r8
 800404c:	f8cd a000 	str.w	sl, [sp]
 8004050:	aa03      	add	r2, sp, #12
 8004052:	f7ff fedf 	bl	8003e14 <_printf_common>
 8004056:	3001      	adds	r0, #1
 8004058:	d14c      	bne.n	80040f4 <_printf_i+0x200>
 800405a:	f04f 30ff 	mov.w	r0, #4294967295
 800405e:	b004      	add	sp, #16
 8004060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004064:	4834      	ldr	r0, [pc, #208]	; (8004138 <_printf_i+0x244>)
 8004066:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800406a:	680e      	ldr	r6, [r1, #0]
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004072:	061f      	lsls	r7, r3, #24
 8004074:	600e      	str	r6, [r1, #0]
 8004076:	d514      	bpl.n	80040a2 <_printf_i+0x1ae>
 8004078:	07d9      	lsls	r1, r3, #31
 800407a:	bf44      	itt	mi
 800407c:	f043 0320 	orrmi.w	r3, r3, #32
 8004080:	6023      	strmi	r3, [r4, #0]
 8004082:	b91d      	cbnz	r5, 800408c <_printf_i+0x198>
 8004084:	6823      	ldr	r3, [r4, #0]
 8004086:	f023 0320 	bic.w	r3, r3, #32
 800408a:	6023      	str	r3, [r4, #0]
 800408c:	2310      	movs	r3, #16
 800408e:	e7af      	b.n	8003ff0 <_printf_i+0xfc>
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	f043 0320 	orr.w	r3, r3, #32
 8004096:	6023      	str	r3, [r4, #0]
 8004098:	2378      	movs	r3, #120	; 0x78
 800409a:	4828      	ldr	r0, [pc, #160]	; (800413c <_printf_i+0x248>)
 800409c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80040a0:	e7e3      	b.n	800406a <_printf_i+0x176>
 80040a2:	065e      	lsls	r6, r3, #25
 80040a4:	bf48      	it	mi
 80040a6:	b2ad      	uxthmi	r5, r5
 80040a8:	e7e6      	b.n	8004078 <_printf_i+0x184>
 80040aa:	4616      	mov	r6, r2
 80040ac:	e7bb      	b.n	8004026 <_printf_i+0x132>
 80040ae:	680b      	ldr	r3, [r1, #0]
 80040b0:	6826      	ldr	r6, [r4, #0]
 80040b2:	1d1d      	adds	r5, r3, #4
 80040b4:	6960      	ldr	r0, [r4, #20]
 80040b6:	600d      	str	r5, [r1, #0]
 80040b8:	0635      	lsls	r5, r6, #24
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	d501      	bpl.n	80040c2 <_printf_i+0x1ce>
 80040be:	6018      	str	r0, [r3, #0]
 80040c0:	e002      	b.n	80040c8 <_printf_i+0x1d4>
 80040c2:	0671      	lsls	r1, r6, #25
 80040c4:	d5fb      	bpl.n	80040be <_printf_i+0x1ca>
 80040c6:	8018      	strh	r0, [r3, #0]
 80040c8:	2300      	movs	r3, #0
 80040ca:	4616      	mov	r6, r2
 80040cc:	6123      	str	r3, [r4, #16]
 80040ce:	e7ba      	b.n	8004046 <_printf_i+0x152>
 80040d0:	680b      	ldr	r3, [r1, #0]
 80040d2:	1d1a      	adds	r2, r3, #4
 80040d4:	600a      	str	r2, [r1, #0]
 80040d6:	681e      	ldr	r6, [r3, #0]
 80040d8:	2100      	movs	r1, #0
 80040da:	4630      	mov	r0, r6
 80040dc:	6862      	ldr	r2, [r4, #4]
 80040de:	f000 f831 	bl	8004144 <memchr>
 80040e2:	b108      	cbz	r0, 80040e8 <_printf_i+0x1f4>
 80040e4:	1b80      	subs	r0, r0, r6
 80040e6:	6060      	str	r0, [r4, #4]
 80040e8:	6863      	ldr	r3, [r4, #4]
 80040ea:	6123      	str	r3, [r4, #16]
 80040ec:	2300      	movs	r3, #0
 80040ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040f2:	e7a8      	b.n	8004046 <_printf_i+0x152>
 80040f4:	4632      	mov	r2, r6
 80040f6:	4649      	mov	r1, r9
 80040f8:	4640      	mov	r0, r8
 80040fa:	6923      	ldr	r3, [r4, #16]
 80040fc:	47d0      	blx	sl
 80040fe:	3001      	adds	r0, #1
 8004100:	d0ab      	beq.n	800405a <_printf_i+0x166>
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	079b      	lsls	r3, r3, #30
 8004106:	d413      	bmi.n	8004130 <_printf_i+0x23c>
 8004108:	68e0      	ldr	r0, [r4, #12]
 800410a:	9b03      	ldr	r3, [sp, #12]
 800410c:	4298      	cmp	r0, r3
 800410e:	bfb8      	it	lt
 8004110:	4618      	movlt	r0, r3
 8004112:	e7a4      	b.n	800405e <_printf_i+0x16a>
 8004114:	2301      	movs	r3, #1
 8004116:	4632      	mov	r2, r6
 8004118:	4649      	mov	r1, r9
 800411a:	4640      	mov	r0, r8
 800411c:	47d0      	blx	sl
 800411e:	3001      	adds	r0, #1
 8004120:	d09b      	beq.n	800405a <_printf_i+0x166>
 8004122:	3501      	adds	r5, #1
 8004124:	68e3      	ldr	r3, [r4, #12]
 8004126:	9903      	ldr	r1, [sp, #12]
 8004128:	1a5b      	subs	r3, r3, r1
 800412a:	42ab      	cmp	r3, r5
 800412c:	dcf2      	bgt.n	8004114 <_printf_i+0x220>
 800412e:	e7eb      	b.n	8004108 <_printf_i+0x214>
 8004130:	2500      	movs	r5, #0
 8004132:	f104 0619 	add.w	r6, r4, #25
 8004136:	e7f5      	b.n	8004124 <_printf_i+0x230>
 8004138:	080042f7 	.word	0x080042f7
 800413c:	08004308 	.word	0x08004308

08004140 <__retarget_lock_acquire_recursive>:
 8004140:	4770      	bx	lr

08004142 <__retarget_lock_release_recursive>:
 8004142:	4770      	bx	lr

08004144 <memchr>:
 8004144:	4603      	mov	r3, r0
 8004146:	b510      	push	{r4, lr}
 8004148:	b2c9      	uxtb	r1, r1
 800414a:	4402      	add	r2, r0
 800414c:	4293      	cmp	r3, r2
 800414e:	4618      	mov	r0, r3
 8004150:	d101      	bne.n	8004156 <memchr+0x12>
 8004152:	2000      	movs	r0, #0
 8004154:	e003      	b.n	800415e <memchr+0x1a>
 8004156:	7804      	ldrb	r4, [r0, #0]
 8004158:	3301      	adds	r3, #1
 800415a:	428c      	cmp	r4, r1
 800415c:	d1f6      	bne.n	800414c <memchr+0x8>
 800415e:	bd10      	pop	{r4, pc}

08004160 <memcpy>:
 8004160:	440a      	add	r2, r1
 8004162:	4291      	cmp	r1, r2
 8004164:	f100 33ff 	add.w	r3, r0, #4294967295
 8004168:	d100      	bne.n	800416c <memcpy+0xc>
 800416a:	4770      	bx	lr
 800416c:	b510      	push	{r4, lr}
 800416e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004172:	4291      	cmp	r1, r2
 8004174:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004178:	d1f9      	bne.n	800416e <memcpy+0xe>
 800417a:	bd10      	pop	{r4, pc}

0800417c <memmove>:
 800417c:	4288      	cmp	r0, r1
 800417e:	b510      	push	{r4, lr}
 8004180:	eb01 0402 	add.w	r4, r1, r2
 8004184:	d902      	bls.n	800418c <memmove+0x10>
 8004186:	4284      	cmp	r4, r0
 8004188:	4623      	mov	r3, r4
 800418a:	d807      	bhi.n	800419c <memmove+0x20>
 800418c:	1e43      	subs	r3, r0, #1
 800418e:	42a1      	cmp	r1, r4
 8004190:	d008      	beq.n	80041a4 <memmove+0x28>
 8004192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004196:	f803 2f01 	strb.w	r2, [r3, #1]!
 800419a:	e7f8      	b.n	800418e <memmove+0x12>
 800419c:	4601      	mov	r1, r0
 800419e:	4402      	add	r2, r0
 80041a0:	428a      	cmp	r2, r1
 80041a2:	d100      	bne.n	80041a6 <memmove+0x2a>
 80041a4:	bd10      	pop	{r4, pc}
 80041a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80041ae:	e7f7      	b.n	80041a0 <memmove+0x24>

080041b0 <_realloc_r>:
 80041b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041b2:	4607      	mov	r7, r0
 80041b4:	4614      	mov	r4, r2
 80041b6:	460e      	mov	r6, r1
 80041b8:	b921      	cbnz	r1, 80041c4 <_realloc_r+0x14>
 80041ba:	4611      	mov	r1, r2
 80041bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80041c0:	f7ff bc36 	b.w	8003a30 <_malloc_r>
 80041c4:	b922      	cbnz	r2, 80041d0 <_realloc_r+0x20>
 80041c6:	f7ff fbe7 	bl	8003998 <_free_r>
 80041ca:	4625      	mov	r5, r4
 80041cc:	4628      	mov	r0, r5
 80041ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041d0:	f000 f814 	bl	80041fc <_malloc_usable_size_r>
 80041d4:	42a0      	cmp	r0, r4
 80041d6:	d20f      	bcs.n	80041f8 <_realloc_r+0x48>
 80041d8:	4621      	mov	r1, r4
 80041da:	4638      	mov	r0, r7
 80041dc:	f7ff fc28 	bl	8003a30 <_malloc_r>
 80041e0:	4605      	mov	r5, r0
 80041e2:	2800      	cmp	r0, #0
 80041e4:	d0f2      	beq.n	80041cc <_realloc_r+0x1c>
 80041e6:	4631      	mov	r1, r6
 80041e8:	4622      	mov	r2, r4
 80041ea:	f7ff ffb9 	bl	8004160 <memcpy>
 80041ee:	4631      	mov	r1, r6
 80041f0:	4638      	mov	r0, r7
 80041f2:	f7ff fbd1 	bl	8003998 <_free_r>
 80041f6:	e7e9      	b.n	80041cc <_realloc_r+0x1c>
 80041f8:	4635      	mov	r5, r6
 80041fa:	e7e7      	b.n	80041cc <_realloc_r+0x1c>

080041fc <_malloc_usable_size_r>:
 80041fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004200:	1f18      	subs	r0, r3, #4
 8004202:	2b00      	cmp	r3, #0
 8004204:	bfbc      	itt	lt
 8004206:	580b      	ldrlt	r3, [r1, r0]
 8004208:	18c0      	addlt	r0, r0, r3
 800420a:	4770      	bx	lr

0800420c <_init>:
 800420c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420e:	bf00      	nop
 8004210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004212:	bc08      	pop	{r3}
 8004214:	469e      	mov	lr, r3
 8004216:	4770      	bx	lr

08004218 <_fini>:
 8004218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800421a:	bf00      	nop
 800421c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800421e:	bc08      	pop	{r3}
 8004220:	469e      	mov	lr, r3
 8004222:	4770      	bx	lr
