# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 489.5 0.001024 4096 4.56039e-41 4340 18240 4.05302 281.41 130.848 416.366 416.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 489.5 0.001024 4096 4.58841e-41 4340 18216 4.04915 339.63 130.772 474.504 474.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 489.5 0.001024 4096 4.56081e-41 4340 18240 4.05427 351.757 130.918 486.783 486.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 489.5 0.001024 4096 4.55688e-41 4340 18240 4.05437 326.615 131.007 461.732 461.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 489.5 0.001024 4096 4.56039e-41 4340 18200 4.05098 330.306 130.926 465.339 465.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 489.5 0.001024 4096 4.5723e-41 4340 18144 4.02842 338.148 130.666 472.893 472.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 489.5 0.001024 4096 4.58e-41 4340 18120 4.03267 338.559 130.582 473.227 473.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 489.5 0.001024 4096 4.59079e-41 4340 18176 4.05325 331.641 130.929 466.677 466.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 489.5 0.001024 4096 4.58883e-41 4340 18048 4.03466 332.175 130.596 466.855 466.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 489.5 0.001024 4096 4.5716e-41 4340 18000 4.03206 356.104 130.386 490.571 490.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 489.5 0.001024 4096 4.57608e-41 4340 17920 4.02432 411.57 130.149 545.797 545.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 489.5 0.001024 4096 4.58715e-41 4350 18304 4.04685 292.268 131.187 427.556 427.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 489.5 0.001024 4096 4.58855e-41 4350 18280 4.04541 295.516 131.105 430.722 430.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 489.5 0.001024 4096 4.56249e-41 4350 18288 4.04381 294.578 131.078 429.756 429.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 489.5 0.001024 4096 4.55534e-41 4350 18256 4.03616 299.379 130.972 434.436 434.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 489.5 0.001024 4096 4.58645e-41 4350 18240 4.04541 289.789 130.91 424.794 424.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 489.5 0.001024 4096 4.5779e-41 4350 18216 4.0448 343.691 130.841 478.63 478.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 489.5 0.001024 4096 4.57524e-41 4350 18240 4.04486 335.793 131.086 470.975 471.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 489.5 0.001024 4096 4.58084e-41 4350 18240 4.04474 359.281 131.187 494.565 494.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 489.5 0.001024 4096 4.56347e-41 4350 18200 4.04685 354.454 130.982 489.535 489.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 489.5 0.001024 4096 4.56851e-41 4350 18144 4.03651 355.456 130.649 490.195 490.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 489.5 0.001024 4096 4.57272e-41 4350 18120 4.03251 350.389 130.583 485.06 485.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 489.5 0.001024 4096 4.57048e-41 4350 18176 4.04944 336.583 130.929 471.617 471.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 489.5 0.001024 4096 4.57538e-41 4350 18048 4.03046 389.018 130.67 523.771 523.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 489.5 0.001024 4096 4.56179e-41 4350 18000 4.01613 394 130.47 528.54 528.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 489.5 0.001024 4096 4.57482e-41 4350 17920 4.0225 356.995 130.347 491.418 491.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 489.5 0.001024 4096 4.55688e-41 4340 18304 4.05526 275.732 131.021 410.861 410.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 489.5 0.001024 4096 4.5716e-41 4340 18280 4.05206 305.793 130.941 440.839 440.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 489.5 0.001024 4096 4.58407e-41 4340 18288 4.05501 288.357 131.096 423.56 423.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 489.5 0.001024 4096 4.57076e-41 4340 18256 4.05328 291.425 131.189 426.719 426.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 489.5 0.001024 4096 4.56935e-41 4340 18240 4.05725 280.722 130.826 415.658 415.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 489.5 0.001024 4096 4.56123e-41 4340 18216 4.0489 361.161 130.767 496.026 496.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 489.5 0.001024 4096 4.58785e-41 4340 18144 4.04794 252.993 130.859 387.952 388.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 489.5 0.001024 4096 4.58855e-41 4340 18240 4.05091 346.807 130.915 481.823 481.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 489.5 0.001024 4096 4.56655e-41 4340 18080 4.03456 243.878 130.611 378.577 378.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 489.5 0.001024 4096 4.58337e-41 4340 18240 4.0567 324.725 131.028 459.86 459.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 489.5 0.001024 4096 4.57608e-41 4340 18048 4.03443 233.276 130.485 367.847 367.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 489.5 0.001024 4096 4.58673e-41 4340 18200 4.04947 339.531 130.922 474.553 474.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 489.5 0.001024 4096 4.56571e-41 4340 18000 4.02736 239.704 130.258 374.04 374.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 489.5 0.001024 4096 4.59079e-41 4340 18144 4.02896 429.463 130.685 564.23 564.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 489.5 0.001024 4096 4.56347e-41 4340 17920 4.0209 280.785 129.996 414.855 414.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 489.5 0.001024 4096 4.55898e-41 4340 18120 4.03702 414.52 130.489 549.097 549.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 489.5 0.001024 4096 4.55604e-41 4340 18000 4.03046 281.264 130.499 415.845 415.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 489.5 0.001024 4096 4.57874e-41 4340 18176 4.05222 402.045 130.926 537.073 537.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 489.5 0.001024 4096 4.57258e-41 4340 17920 4.02643 272.538 130.267 406.884 406.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 489.5 0.001024 4096 4.58197e-41 4340 18048 4.03286 351.877 130.618 486.581 486.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 489.5 0.001024 4096 4.58883e-41 4340 17664 4.01466 242.995 129.572 376.635 376.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 489.5 0.001024 4096 4.56907e-41 4340 18000 4.02973 363.603 130.384 498.069 498.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 489.5 0.001024 4096 4.55674e-41 4340 17600 4.00125 255.899 129.308 389.262 389.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 489.5 0.001024 4096 4.55856e-41 4344 18304 4.04115 271.211 131.054 406.361 406.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 489.5 0.001024 4096 4.56095e-41 4344 18280 4.03427 287.441 130.973 422.5 422.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 489.5 0.001024 4096 4.57748e-41 4344 18288 4.04189 283.633 131.145 418.872 418.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 489.5 0.001024 4096 4.5793e-41 4344 18240 4.0407 186.847 131.138 322.077 322.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 489.5 0.001024 4096 4.56585e-41 4344 18256 4.0407 328.973 130.912 463.982 464.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 489.5 0.001024 4096 4.5566e-41 4344 18144 4.03046 0 130.612 134.657 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 489.5 0.001024 4096 4.56095e-41 4344 18240 4.03661 299.758 130.86 434.71 434.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 489.5 0.001024 4096 4.56025e-41 4344 18176 4.03898 196.102 130.976 331.168 331.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 489.5 0.001024 4096 4.56179e-41 4344 18216 4.02656 344.978 130.89 479.947 480.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 489.5 0.001024 4096 4.57846e-41 4344 18144 4.03002 244.884 130.891 379.857 379.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 489.5 0.001024 4096 4.58547e-41 4344 18240 4.03322 327.583 130.93 462.598 462.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 489.5 0.001024 4096 4.55828e-41 4344 18080 4.03376 236.159 130.631 370.874 370.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 489.5 0.001024 4096 4.55744e-41 4344 18240 4.04275 419.57 131.148 554.813 554.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 489.5 0.001024 4096 4.5594e-41 4344 18048 4.02781 267.916 130.63 402.627 402.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 489.5 0.001024 4096 4.57412e-41 4344 18200 4.04992 414.689 130.842 549.636 549.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 489.5 0.001024 4096 4.56585e-41 4344 18000 4.02432 279.763 130.307 414.145 414.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 489.5 0.001024 4096 4.56781e-41 4344 18144 4.03046 0 130.732 134.775 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 489.5 0.001024 4096 4.56459e-41 4344 17920 4.00589 265.779 130.129 399.965 400.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 489.5 0.001024 4096 4.55969e-41 4344 18120 4.02525 390.374 130.611 525.062 525.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 489.5 0.001024 4096 4.58309e-41 4344 18000 4.02406 254.978 130.523 389.575 389.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 489.5 0.001024 4096 4.55969e-41 4344 18176 4.03795 374.33 130.862 509.284 509.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 489.5 0.001024 4096 4.58841e-41 4344 17920 4.01533 252.973 130.304 387.345 387.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 489.5 0.001024 4096 4.55997e-41 4350 18304 4.04848 305.913 131.081 441.095 441.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 489.5 0.001024 4096 4.58729e-41 4350 18280 4.04787 277.733 131.104 412.935 412.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 489.5 0.001024 4096 4.58561e-41 4350 18240 4.0489 182.29 131.117 317.509 317.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 489.5 0.001024 4096 4.59065e-41 4350 18288 4.0471 295.038 131.197 430.332 430.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 489.5 0.001024 4096 4.58533e-41 4350 18240 4.0464 192.392 131.19 327.68 327.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 489.5 0.001024 4096 4.58785e-41 4350 18256 4.03165 314.023 130.937 449.043 449.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 489.5 0.001024 4096 4.58351e-41 4350 18144 4.03456 202.646 130.774 337.504 337.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 489.5 0.001024 4096 4.57062e-41 4350 18240 4.04294 314.431 130.909 449.434 449.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 489.5 0.001024 4096 4.55688e-41 4350 18176 4.04464 202.734 131.018 337.849 337.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 489.5 0.001024 4096 4.57146e-41 4350 18216 4.04387 348.635 130.919 483.651 483.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 489.5 0.001024 4096 4.55758e-41 4350 18144 4.04685 250.417 130.822 385.342 385.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 489.5 0.001024 4096 4.58603e-41 4350 18240 4.0489 337.66 130.991 472.755 472.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 489.5 0.001024 4096 4.58183e-41 4350 18080 4.03251 238.52 130.576 373.18 373.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 489.5 0.001024 4096 4.58603e-41 4350 18240 4.0481 410.05 131.191 545.344 545.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 489.5 0.001024 4096 4.5566e-41 4350 18048 4.03424 273.349 130.69 408.126 408.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 489.5 0.001024 4096 4.56459e-41 4350 18200 4.04877 410.788 131.014 545.901 545.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 489.5 0.001024 4096 4.58631e-41 4350 18000 4.00998 276.316 130.368 410.748 410.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 489.5 0.001024 4096 4.57019e-41 4350 18144 4.03856 395.669 130.777 530.536 530.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 489.5 0.001024 4096 4.57972e-41 4350 17920 4.01811 260.306 130.02 394.396 394.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 489.5 0.001024 4096 4.56067e-41 4350 18120 4.02829 382.299 130.688 517.068 517.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 489.5 0.001024 4096 4.57664e-41 4350 18000 4.02896 253.027 130.563 387.674 387.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 489.5 0.001024 4096 4.55997e-41 4350 18176 4.04275 368.982 130.925 504.006 504.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 489.5 0.001024 4096 4.5758e-41 4350 17920 4.02074 259.322 130.349 393.748 393.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 489.5 0.001024 4096 4.58351e-41 4352 18304 4.05914 269.484 131.099 404.695 404.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 489.5 0.001024 4096 4.5594e-41 4352 18240 4.05706 176.323 131.033 311.466 311.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 489.5 0.001024 4096 4.56389e-41 4352 18280 4.0584 275.511 131.12 410.742 410.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 489.5 0.001024 4096 4.56123e-41 4352 18240 4.06144 178.835 131.12 314.067 314.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 489.5 0.001024 4096 4.56823e-41 4352 18288 4.0553 299.352 131.098 434.557 434.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 489.5 0.001024 4096 4.58239e-41 4352 18240 4.05856 193.683 131.099 328.891 328.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 489.5 0.001024 4096 4.58771e-41 4352 18256 4.05728 293.286 131.076 428.472 428.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 489.5 0.001024 4096 4.56305e-41 4352 18144 4.04118 191.435 130.78 326.309 326.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 489.5 0.001024 4096 4.58281e-41 4352 18144 4.05914 155.685 131.096 290.892 290.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 489.5 0.001024 4096 4.58155e-41 4352 18240 4.05456 284.462 131.05 419.624 419.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 489.5 0.001024 4096 4.58939e-41 4352 18176 4.0543 187.008 130.93 322.044 322.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 489.5 0.001024 4096 4.57832e-41 4352 18048 4.0361 156.088 130.689 290.865 290.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 489.5 0.001024 4096 4.56221e-41 4352 18216 4.05437 421.267 130.954 556.33 556.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 489.5 0.001024 4096 4.56375e-41 4352 18144 4.0551 267.649 130.854 402.612 402.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 489.5 0.001024 4096 4.56067e-41 4352 17928 4.02691 218.832 130.177 353.085 353.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 489.5 0.001024 4096 4.57818e-41 4352 18240 4.05862 395.816 131.138 531.069 531.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 489.5 0.001024 4096 4.57846e-41 4352 18080 4.03306 268.585 130.7 403.368 403.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 489.5 0.001024 4096 4.56893e-41 4352 18000 4.03459 224.178 130.578 358.844 358.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 489.5 0.001024 4096 4.58379e-41 4352 18240 4.05891 372.722 131.194 508.028 508.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 489.5 0.001024 4096 4.56025e-41 4352 18048 4.03302 242.641 130.548 377.273 377.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 489.5 0.001024 4096 4.58028e-41 4352 17856 4.02362 211.298 130.161 345.536 345.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 489.5 0.001024 4096 4.58337e-41 4352 18200 4.04685 368.298 130.903 503.3 503.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 489.5 0.001024 4096 4.55912e-41 4352 18000 4.03062 256.473 130.488 391.046 391.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 489.5 0.001024 4096 4.57986e-41 4352 18000 4.05005 214.665 130.872 349.641 349.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 489.5 0.001024 4096 4.58911e-41 4352 18144 4.03955 355.963 130.649 490.706 490.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 489.5 0.001024 4096 4.56879e-41 4352 17920 4.02672 248.204 130.068 382.351 382.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 489.5 0.001024 4096 4.59009e-41 4352 17808 4.02192 204.917 130.073 339.064 339.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 489.5 0.001024 4096 4.56991e-41 4352 18120 4.03462 353.184 130.689 487.96 488.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 489.5 0.001024 4096 4.58897e-41 4352 18000 4.03174 251.206 130.711 386.001 386.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 489.5 0.001024 4096 4.56697e-41 4352 17640 4.008 205.058 129.296 338.415 338.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 489.5 0.001024 4096 4.56011e-41 4352 18176 4.05507 351.697 131.021 486.822 486.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 489.5 0.001024 4096 4.56837e-41 4352 17920 4.03219 239.596 130.36 374.04 374.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 489.5 0.001024 4096 4.56851e-41 4352 17664 4.01622 214.692 129.665 348.426 348.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 489.5 0.001024 4096 4.5807e-41 4360 18272 4.05667 273.426 131.092 408.627 408.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 489.5 0.001024 4096 4.57482e-41 4360 18240 4.05363 176.366 131.08 311.552 311.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 489.5 0.001024 4096 4.56809e-41 4360 18280 4.05654 309.269 131.192 444.572 444.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 489.5 0.001024 4096 4.58042e-41 4360 18240 4.05667 200.106 131.032 335.249 335.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 489.5 0.001024 4096 4.55562e-41 4360 18120 4.03542 164.967 130.636 299.693 299.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 489.5 0.001024 4096 4.57342e-41 4360 18240 4.05094 287.06 131.023 422.185 422.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 489.5 0.001024 4096 4.57033e-41 4360 18144 4.04067 189.264 130.635 323.992 324.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 489.5 0.001024 4096 4.56599e-41 4360 18144 4.05299 156.627 132.152 292.884 292.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 489.5 0.001024 4096 4.55744e-41 4360 18256 4.05286 404.31 131.115 539.532 539.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 489.5 0.001024 4096 4.57174e-41 4360 18144 4.04285 257.298 130.836 392.229 392.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 489.5 0.001024 4096 4.56039e-41 4360 18144 4.05094 211.319 131.13 346.555 346.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 489.5 0.001024 4096 4.56543e-41 4360 18240 4.0481 369.439 130.977 504.516 504.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 489.5 0.001024 4096 4.59023e-41 4360 18176 4.05504 232.463 131.104 367.678 367.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 489.5 0.001024 4096 4.56067e-41 4360 18048 4.0448 191.532 130.739 326.368 326.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 489.5 0.001024 4096 4.58084e-41 4360 18216 4.0489 389.683 130.897 524.681 524.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 489.5 0.001024 4096 4.55674e-41 4360 18144 4.05094 257.36 130.891 392.356 392.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 489.5 0.001024 4096 4.57916e-41 4360 17928 4.02838 224.778 130.221 359.079 359.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 489.5 0.001024 4096 4.57132e-41 4360 17856 4.03206 199.637 130.147 333.869 333.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 489.5 0.001024 4096 4.58239e-41 4360 18240 4.05488 367.753 131.068 502.931 502.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 489.5 0.001024 4096 4.58407e-41 4360 18080 4.04131 250.019 130.752 384.866 384.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 489.5 0.001024 4096 4.56445e-41 4360 18000 4.03811 211.134 130.755 345.98 346.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 489.5 0.001024 4096 4.58267e-41 4360 17920 4.03971 206.026 130.766 340.881 340.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 489.5 0.001024 4096 4.56725e-41 4360 18144 4.03984 346.436 130.768 481.295 481.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 489.5 0.001024 4096 4.58112e-41 4360 18048 4.04051 246.022 130.754 380.869 380.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 489.5 0.001024 4096 4.5793e-41 4360 17856 4.03075 203.026 130.12 337.231 337.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 489.5 0.001024 4096 4.57594e-41 4360 17664 4.02013 190.22 129.612 323.904 323.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 489.5 0.001024 4096 4.56375e-41 4360 18200 4.05584 358.658 130.968 493.732 493.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 489.5 0.001024 4096 4.5573e-41 4360 18000 4.02515 247.268 130.524 381.871 381.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 489.5 0.001024 4096 4.56627e-41 4360 18000 4.05725 218.02 131.09 353.223 353.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 489.5 0.001024 4096 4.56837e-41 4360 17600 4.00742 193.095 129.338 326.492 326.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 489.5 0.001024 4096 4.58155e-41 4368 18272 4.05856 296.71 131.151 431.969 432.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 489.5 0.001024 4096 4.56277e-41 4368 18240 4.05597 193.545 131.152 328.806 328.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 489.5 0.001024 4096 4.58e-41 4368 18144 4.04429 161.183 130.701 295.98 296.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 489.5 0.001024 4096 4.57454e-41 4368 18240 4.05504 285.749 131.041 420.894 420.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 489.5 0.001024 4096 4.58841e-41 4368 18160 4.04358 190.706 130.699 325.5 325.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 489.5 0.001024 4096 4.56683e-41 4368 18120 4.04224 157.555 130.717 292.364 292.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 489.5 0.001024 4096 4.56711e-41 4368 18240 4.06118 393.927 131.079 529.119 529.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 489.5 0.001024 4096 4.58813e-41 4368 18144 4.0448 250.339 130.796 385.234 385.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 489.5 0.001024 4096 4.57622e-41 4368 18144 4.06122 204.484 130.953 339.551 339.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 489.5 0.001024 4096 4.58253e-41 4368 18048 4.04512 171.996 130.801 306.895 306.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 489.5 0.001024 4096 4.55912e-41 4368 18256 4.05597 367.755 131.194 503.06 503.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 489.5 0.001024 4096 4.58393e-41 4368 18144 4.0519 233.753 130.912 368.771 368.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 489.5 0.001024 4096 4.58995e-41 4368 18144 4.05606 194.035 131.196 329.336 329.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 489.5 0.001024 4096 4.57692e-41 4368 17920 4.02842 173.524 130.171 307.776 307.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 489.5 0.001024 4096 4.58911e-41 4368 18240 4.05878 342.686 131.012 477.807 477.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 489.5 0.001024 4096 4.58169e-41 4368 18176 4.05866 221.971 131.161 357.244 357.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 489.5 0.001024 4096 4.57146e-41 4368 18048 4.044 181.734 130.702 316.535 316.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 489.5 0.001024 4096 4.5765e-41 4368 17920 4.03309 162.522 130.355 296.964 297.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 489.5 0.001024 4096 4.59051e-41 4368 18216 4.05949 349.94 130.98 485.032 485.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 489.5 0.001024 4096 4.58281e-41 4368 18144 4.06118 247.082 131.066 382.261 382.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 489.5 0.001024 4096 4.55646e-41 4368 17928 4.02842 208.251 130.185 342.515 342.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 489.5 0.001024 4096 4.57902e-41 4368 17856 4.02893 206.711 130.295 341.088 341.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 489.5 0.001024 4096 4.55674e-41 4368 18160 4.0448 347.665 130.722 482.482 482.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 489.5 0.001024 4096 4.573e-41 4368 18080 4.04586 249.555 130.722 384.375 384.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 489.5 0.001024 4096 4.57958e-41 4368 18000 4.04342 207.353 130.812 342.261 342.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 489.5 0.001024 4096 4.58771e-41 4368 17920 4.0463 193.416 130.798 328.313 328.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 489.5 0.001024 4096 4.58967e-41 4350 18304 4.04806 308.287 131.101 443.488 443.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 489.5 0.001024 4096 4.58253e-41 4350 18240 4.04275 200.755 130.874 335.725 335.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 489.5 0.001024 4096 4.58449e-41 4350 18240 4.04906 164.684 131.205 299.989 300.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 489.5 0.001024 4096 4.56529e-41 4350 18280 4.0448 287.416 130.982 422.495 422.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 489.5 0.001024 4096 4.56221e-41 4350 18240 4.0471 188.987 131.016 324.101 324.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 489.5 0.001024 4096 4.56599e-41 4350 18120 4.02867 156.801 130.665 291.548 291.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 489.5 0.001024 4096 4.58084e-41 4350 18080 4.03046 136.012 130.691 270.783 270.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 489.5 0.001024 4096 4.55954e-41 4350 18288 4.04902 386.881 131.106 522.088 522.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 489.5 0.001024 4096 4.58505e-41 4350 18240 4.05299 245.356 131.189 380.65 380.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 489.5 0.001024 4096 4.5772e-41 4350 18144 4.04771 199.141 130.919 334.159 334.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 489.5 0.001024 4096 4.56347e-41 4350 18048 4.03222 171.311 130.584 305.982 306.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 489.5 0.001024 4096 4.58757e-41 4350 18256 4.03162 353.706 130.971 488.76 488.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 489.5 0.001024 4096 4.57328e-41 4350 18144 4.04016 229.042 130.656 363.791 363.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 489.5 0.001024 4096 4.56851e-41 4350 18144 4.03437 189.995 131.049 325.13 325.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 489.5 0.001024 4096 4.58351e-41 4350 17920 4.01613 168.394 130.177 302.639 302.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 489.5 0.001024 4096 4.58084e-41 4350 18240 4.04438 341.974 131.224 477.292 477.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 489.5 0.001024 4096 4.58477e-41 4350 18176 4.0463 226.409 131.033 361.54 361.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 489.5 0.001024 4096 4.58617e-41 4350 18048 4.03216 186.692 130.661 321.44 321.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 489.5 0.001024 4096 4.5765e-41 4350 17920 4.02022 163.629 130.343 298.051 298.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 489.5 0.001024 4096 4.5779e-41 4350 18216 4.04819 365.463 130.951 500.51 500.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 489.5 0.001024 4096 4.58155e-41 4350 18144 4.04685 261.153 130.839 396.089 396.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 489.5 0.001024 4096 4.56445e-41 4350 17928 4.01491 214.167 130.05 348.283 348.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 489.5 0.001024 4096 4.56109e-41 4350 17856 4.01818 203.971 130.051 338.09 338.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 489.5 0.001024 4096 4.5559e-41 4350 17640 4.00042 185.742 129.387 319.184 319.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 489.5 0.001024 4096 4.55618e-41 4350 18240 4.04944 351.99 131.106 487.197 487.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 489.5 0.001024 4096 4.57804e-41 4350 18080 4.03184 244.562 130.654 379.299 379.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 489.5 0.001024 4096 4.56557e-41 4350 18000 4.03245 207.962 130.67 342.716 342.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 489.5 0.001024 4096 4.57244e-41 4350 17920 4.03219 191.351 130.674 326.11 326.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 489.5 0.001024 4096 4.56053e-41 4350 17600 4.00138 182.664 129.405 316.124 316.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 489.5 0.001024 4096 4.5594e-41 4380 18240 4.06067 285.319 130.961 420.393 420.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 489.5 0.001024 4096 4.58197e-41 4380 18176 4.05504 189.913 130.791 324.808 324.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 489.5 0.001024 4096 4.57048e-41 4380 18144 4.05094 155.247 130.791 290.14 290.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 489.5 0.001024 4096 4.58309e-41 4380 18048 4.03456 135.433 130.448 269.966 270.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 489.5 0.001024 4096 4.56515e-41 4380 18240 4.05709 388.884 131.115 524.11 524.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 489.5 0.001024 4096 4.58295e-41 4380 18160 4.04938 245.522 130.812 380.435 380.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 489.5 0.001024 4096 4.58743e-41 4380 18120 4.05757 201.607 130.917 336.634 336.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 489.5 0.001024 4096 4.58659e-41 4380 18080 4.05475 172.286 130.775 307.167 307.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 489.5 0.001024 4096 4.55954e-41 4380 18240 4.05299 355.715 131.029 490.849 490.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 489.5 0.001024 4096 4.58042e-41 4380 18144 4.04883 227.726 130.792 362.619 362.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 489.5 0.001024 4096 4.58225e-41 4380 18144 4.05504 187.956 131.036 323.098 323.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 489.5 0.001024 4096 4.57384e-41 4380 18048 4.05296 171.191 130.81 306.108 306.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 489.5 0.001024 4096 4.56921e-41 4380 18000 4.05312 149.008 130.913 284.029 284.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 489.5 0.001024 4096 4.58883e-41 4380 18200 4.05504 339.878 130.894 474.881 474.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 489.5 0.001024 4096 4.56571e-41 4380 18144 4.05059 222.119 130.97 357.192 357.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 489.5 0.001024 4096 4.58813e-41 4380 17976 4.03043 184.822 130.256 319.158 319.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 489.5 0.001024 4096 4.58645e-41 4380 17920 4.02896 163.195 130.374 297.653 297.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 489.5 0.001024 4096 4.56025e-41 4380 17920 4.03491 143.759 130.669 278.516 278.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 489.5 0.001024 4096 4.57314e-41 4380 18176 4.05504 310.743 130.901 445.751 445.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 489.5 0.001024 4096 4.58505e-41 4380 18048 4.03651 210.565 130.556 345.207 345.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 489.5 0.001024 4096 4.57664e-41 4380 18048 4.05453 176.73 130.916 311.753 311.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 489.5 0.001024 4096 4.5779e-41 4380 17920 4.03686 158.889 130.449 293.427 293.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 489.5 0.001024 4096 4.55576e-41 4380 17920 4.05302 144.008 130.889 279.002 279.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 489.5 0.001024 4096 4.58533e-41 4352 18304 4.06086 282.479 131.115 417.709 417.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 489.5 0.001024 4096 4.55744e-41 4352 18240 4.05504 183.703 130.925 318.736 318.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 489.5 0.001024 4096 4.55562e-41 4352 18240 4.05581 152.875 131.223 288.206 288.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 489.5 0.001024 4096 4.55758e-41 4352 18176 4.0521 133.59 130.924 268.622 268.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 489.5 0.001024 4096 4.56627e-41 4352 18280 4.0593 374.245 131.103 509.463 509.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 489.5 0.001024 4096 4.5751e-41 4352 18240 4.05859 233.079 131.132 368.323 368.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 489.5 0.001024 4096 4.58645e-41 4352 18120 4.0343 191.139 130.676 325.9 325.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 489.5 0.001024 4096 4.5587e-41 4352 18080 4.03187 166.16 130.692 300.936 300.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 489.5 0.001024 4096 4.56375e-41 4352 18000 4.0279 150.226 131.64 285.944 286.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 489.5 0.001024 4096 4.55842e-41 4352 18288 4.0575 343.874 131.096 479.078 479.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 489.5 0.001024 4096 4.55758e-41 4352 18240 4.05709 218.673 131.222 354.005 354.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 489.5 0.001024 4096 4.57342e-41 4352 18144 4.05277 181.816 130.807 316.729 316.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 489.5 0.001024 4096 4.56445e-41 4352 18048 4.03043 161.491 130.704 296.275 296.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 489.5 0.001024 4096 4.58771e-41 4352 18000 4.03158 143.026 130.578 277.687 277.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 489.5 0.001024 4096 4.558e-41 4352 18256 4.05443 326.134 131.09 461.331 461.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 489.5 0.001024 4096 4.58911e-41 4352 18144 4.04275 209.916 130.769 344.779 344.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 489.5 0.001024 4096 4.57048e-41 4352 18144 4.06067 178.545 131.093 313.752 313.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 489.5 0.001024 4096 4.56207e-41 4352 17920 4.02266 155.071 130.064 289.209 289.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 489.5 0.001024 4096 4.5716e-41 4352 17920 4.03866 135.647 130.474 270.211 270.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 489.5 0.001024 4096 4.57202e-41 4352 18240 4.05504 310.325 131.048 445.481 445.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 489.5 0.001024 4096 4.56963e-41 4352 18176 4.05859 205.439 131.034 340.583 340.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 489.5 0.001024 4096 4.5793e-41 4352 18048 4.03328 170.043 130.596 304.726 304.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 489.5 0.001024 4096 4.58042e-41 4352 17920 4.02723 152.418 130.364 286.861 286.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 489.5 0.001024 4096 4.56571e-41 4352 17920 4.03366 138.709 130.7 273.499 273.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 489.5 0.001024 4096 4.56991e-41 4352 17664 4.01603 126.823 129.676 260.568 260.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 489.5 0.001024 4096 4.58995e-41 4352 18320 4.06323 280.672 131.218 416.005 416.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 489.5 0.001024 4096 4.57692e-41 4352 18304 4.05805 310.172 131.194 445.475 445.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 489.5 0.001024 4096 4.56095e-41 4352 18240 4.05914 204.082 130.925 339.118 339.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 489.5 0.001024 4096 4.57412e-41 4352 18240 4.05952 167.95 131.095 303.159 303.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 489.5 0.001024 4096 4.58659e-41 4352 18176 4.05216 150.707 130.949 285.759 285.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 489.5 0.001024 4096 4.55548e-41 4352 18080 4.03456 138.842 130.582 273.512 273.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 489.5 0.001024 4096 4.57524e-41 4352 18048 4.03456 129.143 130.572 263.801 263.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 489.5 0.001024 4096 4.58967e-41 4352 17920 4.02765 120.781 130.068 254.93 254.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 489.5 0.001024 4096 4.55786e-41 4352 17920 4.03043 114.035 130.336 248.454 248.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 489.5 0.001024 4096 4.55604e-41 4380 17920 4.0304 110.567 130.281 244.93 244.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 489.5 0.001024 4096 4.57524e-41 4352 17920 4.02288 112.052 130.176 246.304 246.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 489.5 0.001024 4096 4.59093e-41 4350 17920 4.01181 114.39 130.367 248.82 248.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 489.5 0.001024 4096 4.58323e-41 4368 17920 4.03648 114.352 130.599 249.039 249.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 489.5 0.001024 4096 4.5807e-41 4352 18176 4.05347 128.541 130.945 263.591 263.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 489.5 0.001024 4096 4.56291e-41 4352 17760 4.03891 188.22 130.585 322.898 322.957
