initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f3d0ae00000,66564
launching memcpy command : MemcpyHtoD,0x00007f3d0ae10600,66564
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 9360
gpu_sim_insn = 7395
gpu_ipc =       0.7901
gpu_tot_sim_cycle = 9360
gpu_tot_sim_insn = 7395
gpu_tot_ipc =       0.7901
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0119
partiton_level_parallism_total  =       0.0119
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4296 GB/Sec
L2_BW_total  =       0.4296 GB/Sec
gpu_total_sim_rate=7395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 21152
gpgpu_n_tot_w_icount = 661
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 420
gpgpu_n_l1cache_bkconflict = 13
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:13321	W0_Scoreboard:3451	W1:29	W2:26	W3:26	W4:26	W5:26	W6:26	W7:26	W8:26	W9:26	W10:26	W11:26	W12:26	W13:26	W14:26	W15:26	W16:267	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:661	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 510 
max_icnt2mem_latency = 49 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 501 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:38 	3 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      6163         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646         0      6168         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625         0      5535         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642         0      6167         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      6165         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562         0      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5645      6162         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611         0      6176         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.000000      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  9.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 65/21 = 3.095238
number of bytes read:
dram[0]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        96         0       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       288         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 2080
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        96         0       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       288         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 2080
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15    none          37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15    none          24    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15    none          37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15    none          37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none          15        30    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15    none          37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       504         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503         0       505         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504         0       501         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503         0         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505         0       503         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       510         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504         0       505         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       501       501         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504         0       503         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 3a 41408i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 0a 41442i bk1: 0a 41443i bk2: 3a 41413i bk3: 0a 41441i bk4: 0a 41441i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 41404 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000506732
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 3a 41408i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41437 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=156 dram_eff=0.07692
bk0: 2a 41413i bk1: 0a 41442i bk2: 1a 41418i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 41380 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41437 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000482602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41435 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005791
n_activity=112 dram_eff=0.2143
bk0: 6a 41403i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000579 
total_CMD = 41442 
util_bw = 24 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 41386 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41435 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 3a 41408i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101346
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41432 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007722
n_activity=223 dram_eff=0.1435
bk0: 3a 41408i bk1: 0a 41442i bk2: 5a 41415i bk3: 0a 41440i bk4: 0a 41441i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41443i bk15: 0a 41443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000772 
total_CMD = 41442 
util_bw = 32 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 41356 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41432 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 3a 41408i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000989335
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41436 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003861
n_activity=156 dram_eff=0.1026
bk0: 2a 41413i bk1: 0a 41442i bk2: 2a 41418i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 41442 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 41376 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41436 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000506732
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 0a 41442i bk1: 0a 41443i bk2: 3a 41408i bk3: 0a 41441i bk4: 0a 41441i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748033
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41429 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001062
n_activity=190 dram_eff=0.2316
bk0: 9a 41389i bk1: 0a 41443i bk2: 2a 41413i bk3: 0a 41441i bk4: 0a 41441i bk5: 0a 41441i bk6: 0a 41441i bk7: 0a 41441i bk8: 0a 41441i bk9: 0a 41441i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41443i bk13: 0a 41443i bk14: 0a 41443i bk15: 0a 41443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001062 
total_CMD = 41442 
util_bw = 44 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 41334 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41429 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00180976
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000193
n_activity=156 dram_eff=0.05128
bk0: 0a 41442i bk1: 1a 41418i bk2: 1a 41417i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 41442 
util_bw = 8 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 41386 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41436 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004826
n_activity=112 dram_eff=0.1786
bk0: 5a 41409i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 41442 
util_bw = 20 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 41393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41436 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000482602
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41438 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002896
n_activity=78 dram_eff=0.1538
bk0: 3a 41408i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 41442 
util_bw = 12 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 41402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41438 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103759
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41435 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004826
n_activity=156 dram_eff=0.1282
bk0: 3a 41408i bk1: 0a 41442i bk2: 2a 41413i bk3: 0a 41441i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 41442 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 41368 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41435 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0015202
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=41442 n_nop=41442 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41442i bk1: 0a 41442i bk2: 0a 41442i bk3: 0a 41442i bk4: 0a 41442i bk5: 0a 41442i bk6: 0a 41442i bk7: 0a 41442i bk8: 0a 41442i bk9: 0a 41442i bk10: 0a 41442i bk11: 0a 41442i bk12: 0a 41442i bk13: 0a 41442i bk14: 0a 41442i bk15: 0a 41442i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41442 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41442 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41442 
n_nop = 41442 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14, Miss = 12, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 111
L2_total_cache_misses = 97
L2_total_cache_miss_rate = 0.8739
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 9360
Req_Network_injected_packets_per_cycle =       0.0119 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 9360
Reply_Network_injected_packets_per_cycle =        0.0119
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.2613
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 7395 (inst/sec)
gpgpu_simulation_rate = 9360 (cycle/sec)
gpgpu_silicon_slowdown = 120940x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 9350
gpu_sim_insn = 14790
gpu_ipc =       1.5818
gpu_tot_sim_cycle = 18710
gpu_tot_sim_insn = 22185
gpu_tot_ipc =       1.1857
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0237
partiton_level_parallism_total  =       0.0178
partiton_level_parallism_util =       1.3704
partiton_level_parallism_util_total  =       1.2198
L2_BW  =       0.8601 GB/Sec
L2_BW_total  =       0.6447 GB/Sec
gpu_total_sim_rate=22185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 63456
gpgpu_n_tot_w_icount = 1983
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1260
gpgpu_n_l1cache_bkconflict = 39
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12	W0_Idle:39123	W0_Scoreboard:10073	W1:87	W2:78	W3:78	W4:78	W5:78	W6:78	W7:78	W8:78	W9:78	W10:78	W11:78	W12:78	W13:78	W14:78	W15:78	W16:801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1983	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 510 
max_icnt2mem_latency = 49 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 423 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:143 	3 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	320 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555         0      6162         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633         0         0      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5549      6165         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      5618         0      6158         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  3.000000  2.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 13.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  3.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  5.000000  9.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 175/42 = 4.166667
number of bytes read:
dram[0]:        96        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        96       224         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       320        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       128        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       288         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128        64       320         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       128         0         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96        64       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0       192       192         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       416       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96       192        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       160       288       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0        64         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 5600
Bmin_bank_accesses = 0!
chip skew: 736/96 = 7.67
number of bytes accessed:
dram[0]:        96        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        96       224         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       320        64        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       128        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       288         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128        64       320         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       128         0         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96        64       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0       192       192         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       416       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96       192        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       160       288       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0        64         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 5600
min_bank_accesses = 0!
chip skew: 736/96 = 7.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        15        26    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        31    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        30    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        30    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17    none          23    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        15        25    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         17    none      none          37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15        30    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none          15        32    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         17        15        32    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        16        25    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        15    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        15        23    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        15        33    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none          15    none          89    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       501       504       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       501       504       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       501       505       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503         0       502       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501         0       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       501       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503         0         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       501       503       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       501       510       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       502       505       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       501       501       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        505       501       503       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       502         0       501         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82836 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=234 dram_eff=0.1026
bk0: 3a 82812i bk1: 1a 82821i bk2: 2a 82815i bk3: 0a 82844i bk4: 0a 82845i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 82845 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 82743 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82836 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000555254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82831 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005311
n_activity=291 dram_eff=0.1512
bk0: 1a 82821i bk1: 3a 82820i bk2: 7a 82813i bk3: 0a 82843i bk4: 0a 82843i bk5: 0a 82844i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82846i bk13: 0a 82846i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000531 
total_CMD = 82845 
util_bw = 44 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 82724 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82831 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000253485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82829 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006277
n_activity=318 dram_eff=0.1635
bk0: 10a 82804i bk1: 2a 82816i bk2: 1a 82820i bk3: 0a 82843i bk4: 0a 82844i bk5: 0a 82844i bk6: 0a 82844i bk7: 0a 82844i bk8: 0a 82844i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82846i bk12: 0a 82846i bk13: 0a 82846i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000628 
total_CMD = 82845 
util_bw = 52 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 82710 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82829 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000772527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82830 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005794
n_activity=357 dram_eff=0.1345
bk0: 5a 82815i bk1: 4a 82820i bk2: 3a 82820i bk3: 0a 82844i bk4: 0a 82845i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000579 
total_CMD = 82845 
util_bw = 48 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 82720 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82830 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82833 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004828
n_activity=256 dram_eff=0.1562
bk0: 9a 82807i bk1: 0a 82846i bk2: 1a 82821i bk3: 0a 82844i bk4: 0a 82844i bk5: 0a 82844i bk6: 0a 82844i bk7: 0a 82844i bk8: 0a 82844i bk9: 0a 82844i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82846i bk13: 0a 82846i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 82845 
util_bw = 40 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 82749 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82833 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000519042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82835 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003863
n_activity=212 dram_eff=0.1509
bk0: 3a 82812i bk1: 5a 82819i bk2: 0a 82844i bk3: 0a 82844i bk4: 0a 82845i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 82845 
util_bw = 32 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 82759 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82835 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000506971
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82826 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007725
n_activity=407 dram_eff=0.1572
bk0: 4a 82812i bk1: 2a 82816i bk2: 10a 82817i bk3: 0a 82842i bk4: 0a 82843i bk5: 0a 82844i bk6: 0a 82844i bk7: 0a 82844i bk8: 0a 82844i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82846i bk12: 0a 82846i bk13: 0a 82846i bk14: 0a 82847i bk15: 0a 82847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000773 
total_CMD = 82845 
util_bw = 64 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 82701 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82826 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82837 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=200 dram_eff=0.12
bk0: 4a 82811i bk1: 0a 82845i bk2: 0a 82845i bk3: 2a 82821i bk4: 0a 82844i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 82845 
util_bw = 24 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 82769 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82837 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0004949
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82832 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004828
n_activity=313 dram_eff=0.1278
bk0: 3a 82817i bk1: 2a 82821i bk2: 5a 82820i bk3: 0a 82844i bk4: 0a 82844i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 82845 
util_bw = 40 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 82731 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82832 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000253485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82831 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005794
n_activity=284 dram_eff=0.169
bk0: 0a 82846i bk1: 6a 82819i bk2: 6a 82808i bk3: 0a 82843i bk4: 0a 82843i bk5: 0a 82844i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000579 
total_CMD = 82845 
util_bw = 48 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 82740 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82831 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000374193
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82819 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001111
n_activity=382 dram_eff=0.2408
bk0: 13a 82788i bk1: 6a 82815i bk2: 4a 82815i bk3: 0a 82843i bk4: 0a 82843i bk5: 0a 82843i bk6: 0a 82843i bk7: 0a 82843i bk8: 0a 82844i bk9: 0a 82844i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82847i bk13: 0a 82847i bk14: 0a 82847i bk15: 0a 82847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007092
Bank_Level_Parallism_Col = 1.007246
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007246 

BW Util details:
bwutil = 0.001111 
total_CMD = 82845 
util_bw = 92 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 82661 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82819 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000278 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.001195
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82830 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005794
n_activity=364 dram_eff=0.1319
bk0: 3a 82821i bk1: 6a 82816i bk2: 3a 82819i bk3: 0a 82844i bk4: 0a 82844i bk5: 0a 82844i bk6: 0a 82844i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82846i bk12: 0a 82846i bk13: 0a 82846i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000579 
total_CMD = 82845 
util_bw = 48 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 82721 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82830 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82834 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004345
n_activity=190 dram_eff=0.1895
bk0: 6a 82813i bk1: 3a 82819i bk2: 0a 82844i bk3: 0a 82844i bk4: 0a 82844i bk5: 0a 82844i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000435 
total_CMD = 82845 
util_bw = 36 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 82758 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82834 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000241415
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82837 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002414
n_activity=234 dram_eff=0.08547
bk0: 3a 82812i bk1: 1a 82821i bk2: 1a 82820i bk3: 0a 82844i bk4: 0a 82845i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 82845 
util_bw = 20 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 82749 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82837 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000519042
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82823 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009174
n_activity=392 dram_eff=0.1939
bk0: 5a 82811i bk1: 9a 82809i bk2: 5a 82813i bk3: 0a 82843i bk4: 0a 82844i bk5: 0a 82844i bk6: 0a 82844i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82846i bk14: 0a 82846i bk15: 0a 82846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000917 
total_CMD = 82845 
util_bw = 76 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 82680 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82823 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101394
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82845 n_nop=82840 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001448
n_activity=156 dram_eff=0.07692
bk0: 0a 82845i bk1: 2a 82816i bk2: 0a 82844i bk3: 1a 82821i bk4: 0a 82845i bk5: 0a 82845i bk6: 0a 82845i bk7: 0a 82845i bk8: 0a 82845i bk9: 0a 82845i bk10: 0a 82845i bk11: 0a 82845i bk12: 0a 82845i bk13: 0a 82845i bk14: 0a 82845i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 82845 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 82783 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82845 
n_nop = 82840 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000253485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 9, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28, Miss = 22, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14, Miss = 13, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 31, Miss = 27, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 333
L2_total_cache_misses = 271
L2_total_cache_miss_rate = 0.8138
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 18710
Req_Network_injected_packets_per_cycle =       0.0178 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0110
Req_Bank_Level_Parallism =       1.2198
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 18710
Reply_Network_injected_packets_per_cycle =        0.0178
Reply_Network_conflicts_per_cycle =        0.0030
Reply_Network_conflicts_per_cycle_util =       0.1900
Reply_Bank_Level_Parallism =       1.1100
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 22185 (inst/sec)
gpgpu_simulation_rate = 18710 (cycle/sec)
gpgpu_silicon_slowdown = 60502x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 9355
gpu_sim_insn = 22185
gpu_ipc =       2.3715
gpu_tot_sim_cycle = 28065
gpu_tot_sim_insn = 44370
gpu_tot_ipc =       1.5810
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0356
partiton_level_parallism_total  =       0.0237
partiton_level_parallism_util =       1.9474
partiton_level_parallism_util_total  =       1.5000
L2_BW  =       1.2894 GB/Sec
L2_BW_total  =       0.8596 GB/Sec
gpu_total_sim_rate=22185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 126912
gpgpu_n_tot_w_icount = 3966
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2520
gpgpu_n_l1cache_bkconflict = 78
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24	W0_Idle:77475	W0_Scoreboard:19889	W1:174	W2:156	W3:156	W4:156	W5:156	W6:156	W7:156	W8:156	W9:156	W10:156	W11:156	W12:156	W13:156	W14:156	W15:156	W16:1602	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3966	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 510 
max_icnt2mem_latency = 49 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 400 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:285 	9 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	630 	33 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576         0      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618         0      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583         0      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      5618         0      6158         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000 10.000000  7.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000 12.000000  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000 13.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 11.000000  5.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000 14.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000 10.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  3.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  3.000000  9.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000 14.000000  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 13.000000 14.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  3.000000 19.000000  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  3.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  5.000000 22.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  7.000000      -nan  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 331/59 = 5.610169
number of bytes read:
dram[0]:        96        96        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32       320       224        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       320       384        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       416        96        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352       160        32        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96       448         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128       320       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       128        96         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96       288       160        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32       448       192        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       416       448       128        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96       608        96       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       224         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       160       704       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0       224         0       224         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 10592
Bmin_bank_accesses = 0!
chip skew: 1152/256 = 4.50
number of bytes accessed:
dram[0]:        96        96        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32       320       224        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       320       384        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160       416        96        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       352       160        32        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        96       448         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       128       128       320       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       128        96         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        96       288       160        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32       448       192        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       416       448       128        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        96       608        96       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       224         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       160       704       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0       224         0       224         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 10592
min_bank_accesses = 0!
chip skew: 1152/256 = 4.50
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        15        30        52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        31        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        16        30        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        17        30        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        15        23        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        17    none          52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        17        25        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         17        15    none          33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        17        31        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        17        32        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         17        17        32        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        17        25        52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16    none          37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        18        23        52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        16        33        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none          16    none          55    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       501       504       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       501       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       504         0       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       501       501       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       501       238       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        505       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       502         0       501         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124255 n_act=4 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002897
n_activity=340 dram_eff=0.1059
bk0: 3a 124235i bk1: 3a 124243i bk2: 2a 124239i bk3: 1a 124243i bk4: 0a 124267i bk5: 0a 124267i bk6: 0a 124267i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124268i bk15: 0a 124268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 124268 
util_bw = 36 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 124128 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124255 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 9 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000370168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124244 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006438
n_activity=459 dram_eff=0.1743
bk0: 1a 124245i bk1: 10a 124238i bk2: 7a 124237i bk3: 2a 124242i bk4: 0a 124265i bk5: 0a 124266i bk6: 0a 124267i bk7: 0a 124267i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124269i bk13: 0a 124269i bk14: 0a 124269i bk15: 0a 124269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000644 
total_CMD = 124268 
util_bw = 80 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 124082 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124244 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00016899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124237 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008691
n_activity=489 dram_eff=0.2209
bk0: 10a 124228i bk1: 12a 124228i bk2: 1a 124244i bk3: 4a 124236i bk4: 0a 124266i bk5: 0a 124266i bk6: 0a 124266i bk7: 0a 124266i bk8: 0a 124266i bk9: 0a 124267i bk10: 0a 124268i bk11: 0a 124269i bk12: 0a 124269i bk13: 0a 124269i bk14: 0a 124270i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000869 
total_CMD = 124268 
util_bw = 108 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 124040 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124237 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000579393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124240 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007725
n_activity=540 dram_eff=0.1778
bk0: 5a 124238i bk1: 13a 124229i bk2: 3a 124243i bk3: 3a 124233i bk4: 0a 124268i bk5: 0a 124268i bk6: 0a 124268i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124268i bk15: 0a 124268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000773 
total_CMD = 124268 
util_bw = 96 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 124058 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124240 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124244 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006438
n_activity=418 dram_eff=0.1914
bk0: 11a 124232i bk1: 5a 124229i bk2: 1a 124244i bk3: 3a 124232i bk4: 0a 124266i bk5: 0a 124266i bk6: 0a 124266i bk7: 0a 124266i bk8: 0a 124266i bk9: 0a 124267i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124269i bk13: 0a 124269i bk14: 0a 124269i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000644 
total_CMD = 124268 
util_bw = 80 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 124072 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124244 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000861042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124247 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005794
n_activity=408 dram_eff=0.1765
bk0: 3a 124236i bk1: 14a 124235i bk2: 0a 124268i bk3: 1a 124243i bk4: 0a 124267i bk5: 0a 124267i bk6: 0a 124267i bk7: 0a 124267i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124268i bk15: 0a 124268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000579 
total_CMD = 124268 
util_bw = 72 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 124111 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124247 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000337979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124241 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007403
n_activity=513 dram_eff=0.1793
bk0: 4a 124236i bk1: 4a 124238i bk2: 10a 124241i bk3: 5a 124226i bk4: 0a 124265i bk5: 0a 124266i bk6: 0a 124266i bk7: 0a 124266i bk8: 0a 124266i bk9: 0a 124267i bk10: 0a 124267i bk11: 0a 124269i bk12: 0a 124269i bk13: 0a 124270i bk14: 0a 124271i bk15: 0a 124271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000740 
total_CMD = 124268 
util_bw = 92 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 124064 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124241 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000828854
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124252 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004185
n_activity=350 dram_eff=0.1486
bk0: 4a 124235i bk1: 3a 124234i bk2: 0a 124267i bk3: 6a 124241i bk4: 0a 124266i bk5: 0a 124267i bk6: 0a 124268i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124269i bk15: 0a 124269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000418 
total_CMD = 124268 
util_bw = 52 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 124134 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124252 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000684006
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124244 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006438
n_activity=478 dram_eff=0.1674
bk0: 3a 124241i bk1: 9a 124236i bk2: 5a 124244i bk3: 3a 124238i bk4: 0a 124266i bk5: 0a 124267i bk6: 0a 124267i bk7: 0a 124267i bk8: 0a 124267i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124268i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000644 
total_CMD = 124268 
util_bw = 80 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 124081 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124244 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000185084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124242 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007081
n_activity=552 dram_eff=0.1594
bk0: 1a 124245i bk1: 14a 124235i bk2: 6a 124231i bk3: 1a 124242i bk4: 0a 124265i bk5: 0a 124266i bk6: 0a 124268i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124269i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000708 
total_CMD = 124268 
util_bw = 88 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 124069 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124242 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000249461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124230 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001094
n_activity=556 dram_eff=0.2446
bk0: 13a 124211i bk1: 14a 124220i bk2: 4a 124238i bk3: 3a 124242i bk4: 0a 124265i bk5: 0a 124266i bk6: 0a 124266i bk7: 0a 124266i bk8: 0a 124267i bk9: 0a 124267i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124270i bk13: 0a 124270i bk14: 0a 124270i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005155
Bank_Level_Parallism_Col = 1.005263
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005263 

BW Util details:
bwutil = 0.001094 
total_CMD = 124268 
util_bw = 136 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 124007 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124230 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000885184
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124235 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009335
n_activity=598 dram_eff=0.194
bk0: 3a 124244i bk1: 19a 124224i bk2: 3a 124242i bk3: 4a 124228i bk4: 0a 124266i bk5: 0a 124267i bk6: 0a 124267i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124269i bk12: 0a 124269i bk13: 0a 124269i bk14: 0a 124269i bk15: 0a 124269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000933 
total_CMD = 124268 
util_bw = 116 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 124033 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124235 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000386262
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124251 n_act=3 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004506
n_activity=324 dram_eff=0.1728
bk0: 6a 124237i bk1: 7a 124239i bk2: 0a 124268i bk3: 1a 124243i bk4: 0a 124266i bk5: 0a 124266i bk6: 0a 124267i bk7: 0a 124267i bk8: 0a 124267i bk9: 0a 124267i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124270i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010000
Bank_Level_Parallism_Col = 1.010309
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010309 

BW Util details:
bwutil = 0.000451 
total_CMD = 124268 
util_bw = 56 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 124133 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124251 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 14 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160942
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124256 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002575
n_activity=340 dram_eff=0.09412
bk0: 3a 124235i bk1: 3a 124243i bk2: 1a 124244i bk3: 1a 124243i bk4: 0a 124267i bk5: 0a 124267i bk6: 0a 124268i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124268i bk15: 0a 124268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000258 
total_CMD = 124268 
util_bw = 32 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 124135 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124256 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000346026
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124228 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001159
n_activity=628 dram_eff=0.2293
bk0: 5a 124235i bk1: 22a 124209i bk2: 5a 124237i bk3: 4a 124236i bk4: 0a 124266i bk5: 0a 124266i bk6: 0a 124266i bk7: 0a 124267i bk8: 0a 124267i bk9: 0a 124267i bk10: 0a 124267i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124270i bk14: 0a 124270i bk15: 0a 124270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001159 
total_CMD = 124268 
util_bw = 144 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 123994 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124228 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000290 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000909325
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124268 n_nop=124252 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004506
n_activity=293 dram_eff=0.1911
bk0: 0a 124268i bk1: 7a 124232i bk2: 0a 124267i bk3: 7a 124237i bk4: 0a 124268i bk5: 0a 124268i bk6: 0a 124268i bk7: 0a 124268i bk8: 0a 124268i bk9: 0a 124268i bk10: 0a 124268i bk11: 0a 124268i bk12: 0a 124268i bk13: 0a 124268i bk14: 0a 124268i bk15: 0a 124268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000451 
total_CMD = 124268 
util_bw = 56 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 124152 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124268 
n_nop = 124252 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000185084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 34, Miss = 24, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14, Miss = 13, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 31, Miss = 25, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 21, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 22, Miss = 19, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 19, Miss = 15, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 37, Miss = 28, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 20, Miss = 15, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 26, Miss = 22, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 39, Miss = 32, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 13, Miss = 11, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16, Miss = 12, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 61, Miss = 49, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 20, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 666
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.7853
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 28065
Req_Network_injected_packets_per_cycle =       0.0237 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0338
Req_Bank_Level_Parallism =       1.5000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 28065
Reply_Network_injected_packets_per_cycle =        0.0237
Reply_Network_conflicts_per_cycle =        0.0042
Reply_Network_conflicts_per_cycle_util =       0.2371
Reply_Bank_Level_Parallism =       1.3267
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22185 (inst/sec)
gpgpu_simulation_rate = 14032 (cycle/sec)
gpgpu_silicon_slowdown = 80672x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 9353
gpu_sim_insn = 29580
gpu_ipc =       3.1626
gpu_tot_sim_cycle = 37418
gpu_tot_sim_insn = 73950
gpu_tot_ipc =       1.9763
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0475
partiton_level_parallism_total  =       0.0297
partiton_level_parallism_util =       2.4396
partiton_level_parallism_util_total  =       1.7732
L2_BW  =       1.7196 GB/Sec
L2_BW_total  =       1.0746 GB/Sec
gpu_total_sim_rate=36975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 211520
gpgpu_n_tot_w_icount = 6610
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 4200
gpgpu_n_l1cache_bkconflict = 130
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40	W0_Idle:128295	W0_Scoreboard:32869	W1:290	W2:260	W3:260	W4:260	W5:260	W6:260	W7:260	W8:260	W9:260	W10:260	W11:260	W12:260	W13:260	W14:260	W15:260	W16:2670	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:6610	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 510 
max_icnt2mem_latency = 51 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 383 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:484 	12 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1067 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576         0      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618         0      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618         0      6158         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  5.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000 11.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000 13.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 15.000000  3.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000  8.000000  2.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000 18.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  5.000000      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.000000 13.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000 17.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 25.000000 19.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 10.000000 22.000000  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 18.000000  8.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  4.000000  1.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000 24.000000  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000 12.000000      -nan 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/61 = 8.737705
number of bytes read:
dram[0]:       288       160        96        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96       352       256       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       544       416        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       384       480        96       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       640       256        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       224       576         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       192       320       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       160         0       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       352       416       192       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       544       192        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       800       608       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       320       704        96       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       576       256        32        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       128        32       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       768       160       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       384         0       352         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 17056
Bmin_bank_accesses = 0!
chip skew: 1728/576 = 3.00
number of bytes accessed:
dram[0]:       288       160        96        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96       352       256       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       544       416        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       384       480        96       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       640       256        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       224       576         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       192       320       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       384       160         0       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       352       416       192       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       544       192        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       800       608       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       320       704        96       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       576       256        32        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       256       128        32       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       768       160       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       384         0       352         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 17056
min_bank_accesses = 0!
chip skew: 1728/576 = 3.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        15        35        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        17        33        31    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        17        59        33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        18        44        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        16        59        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        18    none          37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        18        29        33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        17    none          32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        18        41        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        18        35        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        17        59        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        18        47        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        17       126        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        19        45        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        18        43        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        17    none          50    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       501       504       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501       234       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       501       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       504       234       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       501       501       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       501       502       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        505       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       502       234       501         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165661 n_act=4 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004587
n_activity=515 dram_eff=0.1476
bk0: 9a 165647i bk1: 5a 165659i bk2: 3a 165655i bk3: 2a 165659i bk4: 0a 165683i bk5: 0a 165683i bk6: 0a 165683i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165684i bk15: 0a 165684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000459 
total_CMD = 165684 
util_bw = 76 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 165500 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165661 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 19 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000277637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165650 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007243
n_activity=631 dram_eff=0.1902
bk0: 3a 165661i bk1: 11a 165654i bk2: 8a 165653i bk3: 8a 165654i bk4: 0a 165681i bk5: 0a 165682i bk6: 0a 165683i bk7: 0a 165683i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165685i bk13: 0a 165685i bk14: 0a 165685i bk15: 0a 165685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000724 
total_CMD = 165684 
util_bw = 120 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 165455 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165650 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000126747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165641 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009416
n_activity=676 dram_eff=0.2308
bk0: 17a 165640i bk1: 13a 165644i bk2: 1a 165660i bk3: 8a 165650i bk4: 0a 165682i bk5: 0a 165682i bk6: 0a 165682i bk7: 0a 165682i bk8: 0a 165682i bk9: 0a 165683i bk10: 0a 165684i bk11: 0a 165685i bk12: 0a 165685i bk13: 0a 165685i bk14: 0a 165686i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000942 
total_CMD = 165684 
util_bw = 156 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 165402 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165641 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000434562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165643 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008933
n_activity=730 dram_eff=0.2027
bk0: 12a 165638i bk1: 15a 165645i bk2: 3a 165659i bk3: 7a 165640i bk4: 0a 165684i bk5: 0a 165684i bk6: 0a 165684i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165684i bk15: 0a 165684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000893 
total_CMD = 165684 
util_bw = 148 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 165411 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165643 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000217281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165644 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008691
n_activity=606 dram_eff=0.2376
bk0: 20a 165630i bk1: 8a 165644i bk2: 2a 165660i bk3: 6a 165646i bk4: 0a 165682i bk5: 0a 165682i bk6: 0a 165682i bk7: 0a 165682i bk8: 0a 165682i bk9: 0a 165683i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165685i bk13: 0a 165685i bk14: 0a 165685i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000869 
total_CMD = 165684 
util_bw = 144 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 165412 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165644 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000700128
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165654 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006518
n_activity=542 dram_eff=0.1993
bk0: 7a 165651i bk1: 18a 165650i bk2: 0a 165684i bk3: 2a 165659i bk4: 0a 165683i bk5: 0a 165683i bk6: 0a 165683i bk7: 0a 165683i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165684i bk15: 0a 165684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000652 
total_CMD = 165684 
util_bw = 108 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 165489 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165654 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000253495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165647 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007967
n_activity=646 dram_eff=0.2043
bk0: 6a 165651i bk1: 6a 165653i bk2: 10a 165657i bk3: 11a 165640i bk4: 0a 165681i bk5: 0a 165682i bk6: 0a 165682i bk7: 0a 165682i bk8: 0a 165682i bk9: 0a 165683i bk10: 0a 165683i bk11: 0a 165685i bk12: 0a 165685i bk13: 0a 165686i bk14: 0a 165687i bk15: 0a 165687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000797 
total_CMD = 165684 
util_bw = 132 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 165437 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165647 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000621665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165655 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006277
n_activity=572 dram_eff=0.1818
bk0: 12a 165647i bk1: 5a 165649i bk2: 0a 165683i bk3: 9a 165657i bk4: 0a 165682i bk5: 0a 165683i bk6: 0a 165684i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165685i bk15: 0a 165685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000628 
total_CMD = 165684 
util_bw = 104 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 165493 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165655 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000513025
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165643 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008933
n_activity=756 dram_eff=0.1958
bk0: 11a 165655i bk1: 13a 165652i bk2: 6a 165660i bk3: 7a 165653i bk4: 0a 165682i bk5: 0a 165683i bk6: 0a 165683i bk7: 0a 165683i bk8: 0a 165683i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165684i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000893 
total_CMD = 165684 
util_bw = 148 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 165426 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165643 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138818
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165648 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007726
n_activity=730 dram_eff=0.1753
bk0: 6a 165659i bk1: 17a 165651i bk2: 6a 165647i bk3: 3a 165658i bk4: 0a 165681i bk5: 0a 165682i bk6: 0a 165684i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165685i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000773 
total_CMD = 165684 
util_bw = 128 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 165443 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165648 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000187103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165626 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001304
n_activity=806 dram_eff=0.268
bk0: 25a 165606i bk1: 19a 165628i bk2: 4a 165654i bk3: 6a 165657i bk4: 0a 165681i bk5: 0a 165682i bk6: 0a 165682i bk7: 0a 165682i bk8: 0a 165683i bk9: 0a 165683i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165686i bk13: 0a 165686i bk14: 0a 165686i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004098
Bank_Level_Parallism_Col = 1.004167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004167 

BW Util details:
bwutil = 0.001304 
total_CMD = 165684 
util_bw = 216 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 165326 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165626 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000326 
Either_Row_CoL_Bus_Util = 0.000350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000718235
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165637 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=816 dram_eff=0.2108
bk0: 10a 165655i bk1: 22a 165640i bk2: 3a 165658i bk3: 8a 165642i bk4: 0a 165682i bk5: 0a 165683i bk6: 0a 165683i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165685i bk12: 0a 165685i bk13: 0a 165685i bk14: 0a 165685i bk15: 0a 165685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001038 
total_CMD = 165684 
util_bw = 172 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 165386 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165637 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000289708
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165650 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007243
n_activity=608 dram_eff=0.1974
bk0: 18a 165646i bk1: 8a 165655i bk2: 1a 165660i bk3: 3a 165658i bk4: 0a 165682i bk5: 0a 165682i bk6: 0a 165683i bk7: 0a 165683i bk8: 0a 165683i bk9: 0a 165683i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165686i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006803
Bank_Level_Parallism_Col = 1.006993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006993 

BW Util details:
bwutil = 0.000724 
total_CMD = 165684 
util_bw = 120 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 165454 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165650 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120712
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165662 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004346
n_activity=483 dram_eff=0.1491
bk0: 8a 165649i bk1: 4a 165659i bk2: 1a 165660i bk3: 5a 165657i bk4: 0a 165683i bk5: 0a 165683i bk6: 0a 165684i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165684i bk15: 0a 165684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 165684 
util_bw = 72 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 165507 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165662 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00025953
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165637 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=757 dram_eff=0.2272
bk0: 6a 165651i bk1: 24a 165625i bk2: 5a 165653i bk3: 8a 165650i bk4: 0a 165682i bk5: 0a 165682i bk6: 0a 165682i bk7: 0a 165683i bk8: 0a 165683i bk9: 0a 165683i bk10: 0a 165683i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165686i bk14: 0a 165686i bk15: 0a 165686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001038 
total_CMD = 165684 
util_bw = 172 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 165380 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165637 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000682021
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=165684 n_nop=165652 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007001
n_activity=540 dram_eff=0.2148
bk0: 6a 165657i bk1: 12a 165643i bk2: 0a 165683i bk3: 11a 165651i bk4: 0a 165684i bk5: 0a 165684i bk6: 0a 165684i bk7: 0a 165684i bk8: 0a 165684i bk9: 0a 165684i bk10: 0a 165684i bk11: 0a 165684i bk12: 0a 165684i bk13: 0a 165684i bk14: 0a 165684i bk15: 0a 165684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000700 
total_CMD = 165684 
util_bw = 116 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 165475 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 165684 
n_nop = 165652 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138818

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 15, Miss = 11, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 36, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 44, Miss = 36, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 23, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 27, Miss = 21, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 33, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 15, Miss = 11, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 53, Miss = 40, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 29, Miss = 20, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 35, Miss = 28, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 29, Miss = 21, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 35, Miss = 25, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 54, Miss = 44, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 50, Miss = 42, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 45, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 17, Miss = 15, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 38, Miss = 32, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 27, Miss = 19, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 79, Miss = 59, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 43, Miss = 30, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 45, Miss = 31, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1110
L2_total_cache_misses = 853
L2_total_cache_miss_rate = 0.7685
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 37418
Req_Network_injected_packets_per_cycle =       0.0297 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0463
Req_Bank_Level_Parallism =       1.7732
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 37418
Reply_Network_injected_packets_per_cycle =        0.0297
Reply_Network_conflicts_per_cycle =        0.0040
Reply_Network_conflicts_per_cycle_util =       0.2078
Reply_Bank_Level_Parallism =       1.5481
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 36975 (inst/sec)
gpgpu_simulation_rate = 18709 (cycle/sec)
gpgpu_silicon_slowdown = 60505x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 9353
gpu_sim_insn = 36975
gpu_ipc =       3.9533
gpu_tot_sim_cycle = 46771
gpu_tot_sim_insn = 110925
gpu_tot_ipc =       2.3717
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0593
partiton_level_parallism_total  =       0.0356
partiton_level_parallism_util =       2.6429
partiton_level_parallism_util_total  =       1.9916
L2_BW  =       2.1495 GB/Sec
L2_BW_total  =       1.2895 GB/Sec
gpu_total_sim_rate=36975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 317280
gpgpu_n_tot_w_icount = 9915
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 6300
gpgpu_n_l1cache_bkconflict = 195
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60	W0_Idle:191645	W0_Scoreboard:49039	W1:435	W2:390	W3:390	W4:390	W5:390	W6:390	W7:390	W8:390	W9:390	W10:390	W11:390	W12:390	W13:390	W14:390	W15:390	W16:4005	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:9915	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 510 
max_icnt2mem_latency = 53 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 376 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:721 	23 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884 	781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1610 	51 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000 11.000000 14.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 25.000000 13.000000  2.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 23.000000 16.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000  9.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 19.000000  5.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 10.000000  6.000000 18.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 30.000000  6.000000  3.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 28.000000 13.000000 12.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 14.000000 17.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 42.000000 19.000000 11.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.000000 22.000000 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000  8.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000 25.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 12.000000  4.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 781/64 = 12.203125
number of bytes read:
dram[0]:       544       160       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       320       352       448       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       800       416        64       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       736       512       192       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       896       288       224       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       512       608       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       320       192       576       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       960       192        96       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       896       416       384       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       448       544       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1344       608       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       576       704       352       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1024       256       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       800       288       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512       384       128       352         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 24992
Bmin_bank_accesses = 0!
chip skew: 2496/928 = 2.69
number of bytes accessed:
dram[0]:       544       160       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       320       352       448       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       800       416        64       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       736       512       192       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       896       288       224       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       512       608       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       320       192       576       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       960       192        96       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       896       416       384       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       448       544       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1344       608       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       576       704       352       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1024       256       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       800       288       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512       384       128       352         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 24992
min_bank_accesses = 0!
chip skew: 2496/928 = 2.69
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        15        37        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         16        17        31        31    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        17        59        33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         16        18        48        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        16        52        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         17        18        43        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        18        32        33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         17        16        54        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        18        40        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        18        35        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         17        17        47        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        18        40        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        17        53        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        19        39        33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        18        40        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        17        44        50    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       501       504       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       501       505       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       501       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       502       505       501         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207066 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005601
n_activity=655 dram_eff=0.1771
bk0: 17a 207054i bk1: 5a 207074i bk2: 5a 207068i bk3: 2a 207074i bk4: 0a 207098i bk5: 0a 207098i bk6: 0a 207098i bk7: 0a 207099i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207099i bk15: 0a 207099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000560 
total_CMD = 207099 
util_bw = 116 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 206865 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207066 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000222116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207052 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008305
n_activity=824 dram_eff=0.2087
bk0: 10a 207070i bk1: 11a 207069i bk2: 14a 207066i bk3: 8a 207069i bk4: 0a 207096i bk5: 0a 207097i bk6: 0a 207098i bk7: 0a 207098i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207100i bk13: 0a 207100i bk14: 0a 207100i bk15: 0a 207100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000831 
total_CMD = 207099 
util_bw = 172 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 206811 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207052 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207047 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009271
n_activity=810 dram_eff=0.237
bk0: 25a 207048i bk1: 13a 207059i bk2: 2a 207075i bk3: 8a 207065i bk4: 0a 207097i bk5: 0a 207097i bk6: 0a 207097i bk7: 0a 207097i bk8: 0a 207097i bk9: 0a 207098i bk10: 0a 207099i bk11: 0a 207100i bk12: 0a 207100i bk13: 0a 207100i bk14: 0a 207101i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000927 
total_CMD = 207099 
util_bw = 192 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 206774 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207047 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00034766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207043 n_act=4 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001004
n_activity=932 dram_eff=0.2232
bk0: 23a 207032i bk1: 16a 207060i bk2: 6a 207074i bk3: 7a 207055i bk4: 0a 207099i bk5: 0a 207099i bk6: 0a 207099i bk7: 0a 207099i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207099i bk15: 0a 207099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001004 
total_CMD = 207099 
util_bw = 208 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 206755 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207043 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000226945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207045 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009657
n_activity=795 dram_eff=0.2516
bk0: 28a 207036i bk1: 9a 207059i bk2: 7a 207073i bk3: 6a 207061i bk4: 0a 207097i bk5: 0a 207097i bk6: 0a 207097i bk7: 0a 207097i bk8: 0a 207097i bk9: 0a 207098i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207100i bk13: 0a 207100i bk14: 0a 207100i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000966 
total_CMD = 207099 
util_bw = 200 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 206763 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207045 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000560119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207053 n_act=4 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008112
n_activity=760 dram_eff=0.2211
bk0: 16a 207055i bk1: 19a 207066i bk2: 5a 207055i bk3: 2a 207073i bk4: 0a 207097i bk5: 0a 207097i bk6: 0a 207097i bk7: 0a 207097i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207100i bk15: 0a 207100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000811 
total_CMD = 207099 
util_bw = 168 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 206802 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207053 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 42 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000429746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207050 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008691
n_activity=777 dram_eff=0.2317
bk0: 10a 207063i bk1: 6a 207068i bk2: 18a 207047i bk3: 11a 207055i bk4: 0a 207096i bk5: 0a 207097i bk6: 0a 207097i bk7: 0a 207097i bk8: 0a 207097i bk9: 0a 207098i bk10: 0a 207098i bk11: 0a 207100i bk12: 0a 207100i bk13: 0a 207101i bk14: 0a 207102i bk15: 0a 207102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000869 
total_CMD = 207099 
util_bw = 180 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 206789 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207050 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000642205
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207047 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009271
n_activity=845 dram_eff=0.2272
bk0: 30a 207032i bk1: 6a 207065i bk2: 3a 207069i bk3: 9a 207071i bk4: 0a 207096i bk5: 0a 207097i bk6: 0a 207098i bk7: 0a 207098i bk8: 0a 207098i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207100i bk14: 0a 207101i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000927 
total_CMD = 207099 
util_bw = 192 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 206774 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207047 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000511832
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207035 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001159
n_activity=1044 dram_eff=0.2299
bk0: 28a 207046i bk1: 13a 207067i bk2: 12a 207065i bk3: 7a 207068i bk4: 0a 207097i bk5: 0a 207098i bk6: 0a 207098i bk7: 0a 207098i bk8: 0a 207098i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207099i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001159 
total_CMD = 207099 
util_bw = 240 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 206725 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207035 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000290 
Either_Row_CoL_Bus_Util = 0.000309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207053 n_act=4 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008112
n_activity=865 dram_eff=0.1942
bk0: 14a 207067i bk1: 17a 207066i bk2: 8a 207061i bk3: 3a 207073i bk4: 0a 207096i bk5: 0a 207097i bk6: 0a 207099i bk7: 0a 207099i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207100i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000811 
total_CMD = 207099 
util_bw = 168 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 206811 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207053 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 42 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207017 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001507
n_activity=1062 dram_eff=0.2938
bk0: 42a 206987i bk1: 19a 207043i bk2: 11a 207047i bk3: 6a 207072i bk4: 0a 207096i bk5: 0a 207097i bk6: 0a 207097i bk7: 0a 207097i bk8: 0a 207098i bk9: 0a 207098i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207101i bk13: 0a 207101i bk14: 0a 207101i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003086
Bank_Level_Parallism_Col = 1.003125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003125 

BW Util details:
bwutil = 0.001507 
total_CMD = 207099 
util_bw = 312 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 206614 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207017 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000709805
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207036 n_act=4 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00114
n_activity=992 dram_eff=0.2379
bk0: 18a 207064i bk1: 22a 207055i bk2: 11a 207044i bk3: 8a 207057i bk4: 0a 207097i bk5: 0a 207098i bk6: 0a 207098i bk7: 0a 207099i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207100i bk12: 0a 207100i bk13: 0a 207100i bk14: 0a 207100i bk15: 0a 207100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.932203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001140 
total_CMD = 207099 
util_bw = 236 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 206718 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207036 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 59 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000386289
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207044 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000985
n_activity=896 dram_eff=0.2277
bk0: 32a 207050i bk1: 8a 207070i bk2: 8a 207071i bk3: 3a 207073i bk4: 0a 207097i bk5: 0a 207097i bk6: 0a 207098i bk7: 0a 207098i bk8: 0a 207098i bk9: 0a 207098i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207101i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005464
Bank_Level_Parallism_Col = 1.005587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005587 

BW Util details:
bwutil = 0.000985 
total_CMD = 207099 
util_bw = 204 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 206771 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207044 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.65722e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207054 n_act=4 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007919
n_activity=722 dram_eff=0.2271
bk0: 28a 207022i bk1: 4a 207074i bk2: 4a 207073i bk3: 5a 207072i bk4: 0a 207098i bk5: 0a 207098i bk6: 0a 207099i bk7: 0a 207099i bk8: 0a 207099i bk9: 0a 207099i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207099i bk14: 0a 207099i bk15: 0a 207099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902439
Row_Buffer_Locality_read = 0.902439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000792 
total_CMD = 207099 
util_bw = 164 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 206803 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207054 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 41 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000212459
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207045 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009657
n_activity=863 dram_eff=0.2317
bk0: 8a 207065i bk1: 25a 207040i bk2: 9a 207062i bk3: 8a 207065i bk4: 0a 207097i bk5: 0a 207097i bk6: 0a 207097i bk7: 0a 207098i bk8: 0a 207098i bk9: 0a 207098i bk10: 0a 207098i bk11: 0a 207099i bk12: 0a 207099i bk13: 0a 207101i bk14: 0a 207101i bk15: 0a 207101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000966 
total_CMD = 207099 
util_bw = 200 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 206762 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207045 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000545633
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=207099 n_nop=207052 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008305
n_activity=742 dram_eff=0.2318
bk0: 16a 207058i bk1: 12a 207059i bk2: 4a 207064i bk3: 11a 207065i bk4: 0a 207098i bk5: 0a 207098i bk6: 0a 207098i bk7: 0a 207098i bk8: 0a 207098i bk9: 0a 207098i bk10: 0a 207099i bk11: 0a 207099i bk12: 0a 207100i bk13: 0a 207100i bk14: 0a 207100i bk15: 0a 207100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000831 
total_CMD = 207099 
util_bw = 172 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 206795 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207099 
n_nop = 207052 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 63, Miss = 45, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 26, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 38, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 65, Miss = 51, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 45, Miss = 33, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 31, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 63, Miss = 50, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 22, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 38, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 70, Miss = 53, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 61, Miss = 49, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 68, Miss = 47, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 37, Miss = 28, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 32, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 82, Miss = 65, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 77, Miss = 62, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 78, Miss = 60, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 58, Miss = 45, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 75, Miss = 56, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 30, Miss = 25, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 65, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 65, Miss = 47, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52, Miss = 36, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1665
L2_total_cache_misses = 1261
L2_total_cache_miss_rate = 0.7574
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 46771
Req_Network_injected_packets_per_cycle =       0.0356 
Req_Network_conflicts_per_cycle =       0.0014
Req_Network_conflicts_per_cycle_util =       0.0789
Req_Bank_Level_Parallism =       1.9916
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 46771
Reply_Network_injected_packets_per_cycle =        0.0356
Reply_Network_conflicts_per_cycle =        0.0042
Reply_Network_conflicts_per_cycle_util =       0.2021
Reply_Bank_Level_Parallism =       1.7254
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36975 (inst/sec)
gpgpu_simulation_rate = 15590 (cycle/sec)
gpgpu_silicon_slowdown = 72610x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 9356
gpu_sim_insn = 44370
gpu_ipc =       4.7424
gpu_tot_sim_cycle = 56127
gpu_tot_sim_insn = 155295
gpu_tot_ipc =       2.7669
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0712
partiton_level_parallism_total  =       0.0415
partiton_level_parallism_util =       2.9732
partiton_level_parallism_util_total  =       2.1991
L2_BW  =       2.5786 GB/Sec
L2_BW_total  =       1.5044 GB/Sec
gpu_total_sim_rate=38823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 444192
gpgpu_n_tot_w_icount = 13881
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 8820
gpgpu_n_l1cache_bkconflict = 273
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:267541	W0_Scoreboard:68395	W1:609	W2:546	W3:546	W4:546	W5:546	W6:546	W7:546	W8:546	W9:546	W10:546	W11:546	W12:546	W13:546	W14:546	W15:546	W16:5607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:13881	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 510 
max_icnt2mem_latency = 53 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 371 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1004 	34 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2260 	67 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 19.000000 24.000000  5.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 15.000000 18.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 27.000000 19.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 29.000000 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 19.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 18.000000 25.000000 10.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 13.000000 14.000000 26.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 36.000000 12.000000  7.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 24.000000 21.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 20.000000 24.000000 12.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 43.000000 28.000000 18.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 20.000000 37.000000 19.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 34.000000 18.000000 15.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 11.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 10.000000 35.000000 14.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 19.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1075/64 = 16.796875
number of bytes read:
dram[0]:       608       768       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       480       576       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       864       608       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896       928       320       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       960       608       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576       800       320        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       416       448       832       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1152       384       224       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152       768       672       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       640       768       384        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1376       896       576       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       640      1184       608       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1088       576       480        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1024       352       224       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       320      1120       448       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608       608       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 34400
Bmin_bank_accesses = 0!
chip skew: 3072/1600 = 1.92
number of bytes accessed:
dram[0]:       608       768       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       480       576       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       864       608       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896       928       320       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       960       608       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576       800       320        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       416       448       832       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1152       384       224       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152       768       672       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       640       768       384        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1376       896       576       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       640      1184       608       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1088       576       480        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1024       352       224       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       320      1120       448       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608       608       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 34400
min_bank_accesses = 0!
chip skew: 3072/1600 = 1.92
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        15        42        52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         17        16        30        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        17        45        50    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        17        42        53    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        16        44        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        17        33        57    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        16        30        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        16        40        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        17        35        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        17        32        59    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        17        38        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         17        17        35        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        16        42        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        16        34        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        17        34        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         17        16        36        59    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       504       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       501       504       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       501       505       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       501       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       502       505       501         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248473 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008047
n_activity=910 dram_eff=0.2198
bk0: 19a 248482i bk1: 24a 248456i bk2: 5a 248496i bk3: 2a 248502i bk4: 0a 248526i bk5: 0a 248526i bk6: 0a 248526i bk7: 0a 248527i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248527i bk15: 0a 248527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000805 
total_CMD = 248527 
util_bw = 200 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 248185 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248473 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000321897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248462 n_act=4 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009818
n_activity=1106 dram_eff=0.2206
bk0: 15a 248491i bk1: 18a 248492i bk2: 20a 248490i bk3: 8a 248497i bk4: 0a 248524i bk5: 0a 248525i bk6: 0a 248526i bk7: 0a 248526i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248528i bk13: 0a 248528i bk14: 0a 248528i bk15: 0a 248528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934426
Row_Buffer_Locality_read = 0.934426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000982 
total_CMD = 248527 
util_bw = 244 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 248154 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248462 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 61 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.25453e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248465 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009335
n_activity=978 dram_eff=0.2372
bk0: 27a 248476i bk1: 19a 248475i bk2: 4a 248503i bk3: 8a 248493i bk4: 0a 248525i bk5: 0a 248525i bk6: 0a 248525i bk7: 0a 248525i bk8: 0a 248525i bk9: 0a 248526i bk10: 0a 248527i bk11: 0a 248528i bk12: 0a 248528i bk13: 0a 248528i bk14: 0a 248529i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000934 
total_CMD = 248527 
util_bw = 232 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 248156 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248465 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000301778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248449 n_act=4 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001191
n_activity=1240 dram_eff=0.2387
bk0: 28a 248457i bk1: 29a 248472i bk2: 10a 248502i bk3: 7a 248483i bk4: 0a 248527i bk5: 0a 248527i bk6: 0a 248527i bk7: 0a 248527i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248527i bk15: 0a 248527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001191 
total_CMD = 248527 
util_bw = 296 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 248081 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248449 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 74 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000189114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248456 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001078
n_activity=1032 dram_eff=0.2597
bk0: 30a 248464i bk1: 19a 248476i bk2: 12a 248494i bk3: 6a 248489i bk4: 0a 248525i bk5: 0a 248525i bk6: 0a 248525i bk7: 0a 248525i bk8: 0a 248525i bk9: 0a 248526i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248528i bk13: 0a 248528i bk14: 0a 248528i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001078 
total_CMD = 248527 
util_bw = 268 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 248112 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248456 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000270 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000474798
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248467 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009013
n_activity=928 dram_eff=0.2414
bk0: 18a 248483i bk1: 25a 248477i bk2: 10a 248482i bk3: 3a 248501i bk4: 0a 248525i bk5: 0a 248525i bk6: 0a 248525i bk7: 0a 248525i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248528i bk15: 0a 248528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000901 
total_CMD = 248527 
util_bw = 224 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 248165 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248467 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000426513
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248457 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001062
n_activity=1061 dram_eff=0.2488
bk0: 13a 248489i bk1: 14a 248490i bk2: 26a 248454i bk3: 13a 248483i bk4: 0a 248524i bk5: 0a 248525i bk6: 0a 248525i bk7: 0a 248525i bk8: 0a 248525i bk9: 0a 248526i bk10: 0a 248526i bk11: 0a 248528i bk12: 0a 248528i bk13: 0a 248529i bk14: 0a 248530i bk15: 0a 248530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001062 
total_CMD = 248527 
util_bw = 264 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 248117 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248457 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000571367
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248459 n_act=4 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00103
n_activity=1095 dram_eff=0.2338
bk0: 36a 248455i bk1: 12a 248490i bk2: 7a 248497i bk3: 9a 248499i bk4: 0a 248524i bk5: 0a 248525i bk6: 0a 248526i bk7: 0a 248526i bk8: 0a 248526i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248528i bk14: 0a 248529i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001030 
total_CMD = 248527 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 248133 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248459 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000426513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248435 n_act=4 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001416
n_activity=1361 dram_eff=0.2586
bk0: 36a 248465i bk1: 24a 248473i bk2: 21a 248467i bk3: 7a 248496i bk4: 0a 248525i bk5: 0a 248526i bk6: 0a 248526i bk7: 0a 248526i bk8: 0a 248526i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248527i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001416 
total_CMD = 248527 
util_bw = 352 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 248015 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248435 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 88 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000168996
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248464 n_act=4 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009496
n_activity=1108 dram_eff=0.213
bk0: 20a 248491i bk1: 24a 248477i bk2: 12a 248489i bk3: 3a 248501i bk4: 0a 248524i bk5: 0a 248525i bk6: 0a 248527i bk7: 0a 248527i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248528i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.932203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000950 
total_CMD = 248527 
util_bw = 236 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 248159 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248464 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 59 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000168996
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248427 n_act=4 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001545
n_activity=1293 dram_eff=0.297
bk0: 43a 248415i bk1: 28a 248455i bk2: 18a 248450i bk3: 7a 248500i bk4: 0a 248524i bk5: 0a 248525i bk6: 0a 248525i bk7: 0a 248525i bk8: 0a 248526i bk9: 0a 248526i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248529i bk13: 0a 248529i bk14: 0a 248529i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002611
Bank_Level_Parallism_Col = 1.002639
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002639 

BW Util details:
bwutil = 0.001545 
total_CMD = 248527 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 247953 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248427 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 96 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000720244
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248438 n_act=4 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=1338 dram_eff=0.2541
bk0: 20a 248490i bk1: 37a 248469i bk2: 19a 248440i bk3: 9a 248485i bk4: 0a 248525i bk5: 0a 248526i bk6: 0a 248526i bk7: 0a 248527i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248528i bk12: 0a 248528i bk13: 0a 248528i bk14: 0a 248528i bk15: 0a 248528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952941
Row_Buffer_Locality_read = 0.952941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001368 
total_CMD = 248527 
util_bw = 340 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 248017 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248438 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 85 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000342 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000486869
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248453 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001127
n_activity=1148 dram_eff=0.2439
bk0: 34a 248478i bk1: 18a 248486i bk2: 15a 248497i bk3: 3a 248501i bk4: 0a 248525i bk5: 0a 248525i bk6: 0a 248526i bk7: 0a 248526i bk8: 0a 248526i bk9: 0a 248526i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248529i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004630
Bank_Level_Parallism_Col = 1.004717
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004717 

BW Util details:
bwutil = 0.001127 
total_CMD = 248527 
util_bw = 280 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 248113 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248453 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.04742e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248466 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009174
n_activity=947 dram_eff=0.2408
bk0: 32a 248449i bk1: 11a 248498i bk2: 7a 248499i bk3: 7a 248495i bk4: 0a 248526i bk5: 0a 248526i bk6: 0a 248527i bk7: 0a 248527i bk8: 0a 248527i bk9: 0a 248527i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248527i bk14: 0a 248527i bk15: 0a 248527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000917 
total_CMD = 248527 
util_bw = 228 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 248158 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248466 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000177043
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248456 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001078
n_activity=1101 dram_eff=0.2434
bk0: 10a 248493i bk1: 35a 248460i bk2: 14a 248480i bk3: 8a 248493i bk4: 0a 248525i bk5: 0a 248525i bk6: 0a 248525i bk7: 0a 248526i bk8: 0a 248526i bk9: 0a 248526i bk10: 0a 248526i bk11: 0a 248527i bk12: 0a 248527i bk13: 0a 248529i bk14: 0a 248529i bk15: 0a 248529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001078 
total_CMD = 248527 
util_bw = 268 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 248110 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248456 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000270 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00046675
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=248527 n_nop=248466 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009174
n_activity=937 dram_eff=0.2433
bk0: 19a 248484i bk1: 19a 248482i bk2: 8a 248492i bk3: 11a 248493i bk4: 0a 248526i bk5: 0a 248526i bk6: 0a 248526i bk7: 0a 248526i bk8: 0a 248526i bk9: 0a 248526i bk10: 0a 248527i bk11: 0a 248527i bk12: 0a 248528i bk13: 0a 248528i bk14: 0a 248528i bk15: 0a 248528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000917 
total_CMD = 248527 
util_bw = 228 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 248160 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 248527 
n_nop = 248466 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53, Miss = 39, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 26, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 84, Miss = 62, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 59, Miss = 49, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 89, Miss = 69, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 75, Miss = 57, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 61, Miss = 41, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 90, Miss = 71, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 79, Miss = 58, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 87, Miss = 66, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 86, Miss = 60, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 43, Miss = 32, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 90, Miss = 71, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 64, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 55, Miss = 43, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 63, Miss = 48, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 104, Miss = 79, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 102, Miss = 78, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 107, Miss = 82, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 60, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 46, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 93, Miss = 63, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 51, Miss = 38, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 107, Miss = 81, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 89, Miss = 66, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 66, Miss = 48, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2331
L2_total_cache_misses = 1747
L2_total_cache_miss_rate = 0.7495
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 56127
Req_Network_injected_packets_per_cycle =       0.0415 
Req_Network_conflicts_per_cycle =       0.0021
Req_Network_conflicts_per_cycle_util =       0.1104
Req_Bank_Level_Parallism =       2.1991
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 56127
Reply_Network_injected_packets_per_cycle =        0.0415
Reply_Network_conflicts_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle_util =       0.2036
Reply_Bank_Level_Parallism =       1.8982
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 38823 (inst/sec)
gpgpu_simulation_rate = 14031 (cycle/sec)
gpgpu_silicon_slowdown = 80678x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 9356
gpu_sim_insn = 51765
gpu_ipc =       5.5328
gpu_tot_sim_cycle = 65483
gpu_tot_sim_insn = 207060
gpu_tot_ipc =       3.1620
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0830
partiton_level_parallism_total  =       0.0475
partiton_level_parallism_util =       3.0956
partiton_level_parallism_util_total  =       2.3707
L2_BW  =       3.0083 GB/Sec
L2_BW_total  =       1.7193 GB/Sec
gpu_total_sim_rate=41412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 592256
gpgpu_n_tot_w_icount = 18508
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 11760
gpgpu_n_l1cache_bkconflict = 364
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112	W0_Idle:355979	W0_Scoreboard:90937	W1:812	W2:728	W3:728	W4:728	W5:728	W6:728	W7:728	W8:728	W9:728	W10:728	W11:728	W12:728	W13:728	W14:728	W15:728	W16:7476	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:18508	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 510 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 367 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1333 	41 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1693 	1415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3025 	79 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 19.000000 56.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 28.000000 20.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 28.000000 29.000000  4.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 45.000000 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 32.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 18.000000 32.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 14.000000 27.000000 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 37.000000 19.000000  7.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 38.000000 21.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 20.000000 35.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 44.000000 43.000000 18.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 21.000000 62.000000 19.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 35.000000 35.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 24.000000  7.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 10.000000 47.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 35.000000  8.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1415/64 = 22.109375
number of bytes read:
dram[0]:       608      1792       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       512       896       640       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       928       128       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      1440       320       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       960      1024       384       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576      1024       320       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       448       864       832       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1184       608       224       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      1216       672       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       640      1120       384       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1376       576       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       672      1984       608       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1120      1120       480       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1024       768       224       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       320      1504       448       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608      1120       256       576         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 45280
Bmin_bank_accesses = 0!
chip skew: 3808/2272 = 1.68
number of bytes accessed:
dram[0]:       608      1792       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       512       896       640       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       928       128       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       896      1440       320       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       960      1024       384       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       576      1024       320       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       448       864       832       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1184       608       224       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      1216       672       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       640      1120       384       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1408      1376       576       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       672      1984       608       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1120      1120       480       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1024       768       224       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       320      1504       448       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608      1120       256       576         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 45280
min_bank_accesses = 0!
chip skew: 3808/2272 = 1.68
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        16        43        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         17        17        30        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        17        46        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        17        42        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        17        44        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        18        33        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        17        31        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        17        40        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        17        35        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        18        32        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        17        38        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         17        17        36        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        17        42        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        17        34        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        17        35        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         17        17        36        52    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       504       505       501         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289866 n_act=4 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001173
n_activity=1249 dram_eff=0.2722
bk0: 19a 289910i bk1: 56a 289786i bk2: 5a 289924i bk3: 5a 289930i bk4: 0a 289954i bk5: 0a 289954i bk6: 0a 289954i bk7: 0a 289955i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289955i bk15: 0a 289955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952941
Row_Buffer_Locality_read = 0.952941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001173 
total_CMD = 289955 
util_bw = 340 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 289427 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289866 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 85 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000669069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289873 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001076
n_activity=1305 dram_eff=0.2391
bk0: 16a 289919i bk1: 28a 289906i bk2: 20a 289918i bk3: 14a 289912i bk4: 0a 289952i bk5: 0a 289953i bk6: 0a 289954i bk7: 0a 289954i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289956i bk13: 0a 289956i bk14: 0a 289956i bk15: 0a 289956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001076 
total_CMD = 289955 
util_bw = 312 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 289497 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289873 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.93226e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289873 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001076
n_activity=1175 dram_eff=0.2655
bk0: 28a 289904i bk1: 29a 289869i bk2: 4a 289931i bk3: 17a 289914i bk4: 0a 289953i bk5: 0a 289953i bk6: 0a 289953i bk7: 0a 289953i bk8: 0a 289953i bk9: 0a 289954i bk10: 0a 289955i bk11: 0a 289956i bk12: 0a 289956i bk13: 0a 289956i bk14: 0a 289957i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001076 
total_CMD = 289955 
util_bw = 312 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 289483 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289873 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000327637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289852 n_act=4 n_pre=0 n_ref_event=0 n_req=99 n_rd=99 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001366
n_activity=1539 dram_eff=0.2573
bk0: 28a 289885i bk1: 45a 289886i bk2: 10a 289930i bk3: 16a 289894i bk4: 0a 289955i bk5: 0a 289955i bk6: 0a 289955i bk7: 0a 289955i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289955i bk15: 0a 289955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959596
Row_Buffer_Locality_read = 0.959596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001366 
total_CMD = 289955 
util_bw = 396 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 289389 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289852 
Read = 99 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 99 
total_req = 99 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 99 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000341 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00020348
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289863 n_act=4 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001214
n_activity=1293 dram_eff=0.2722
bk0: 30a 289892i bk1: 32a 289891i bk2: 12a 289922i bk3: 14a 289910i bk4: 0a 289953i bk5: 0a 289953i bk6: 0a 289953i bk7: 0a 289953i bk8: 0a 289953i bk9: 0a 289954i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289956i bk13: 0a 289956i bk14: 0a 289956i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001214 
total_CMD = 289955 
util_bw = 352 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 289440 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289863 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 88 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00040696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289880 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009795
n_activity=1108 dram_eff=0.2563
bk0: 18a 289911i bk1: 32a 289898i bk2: 10a 289910i bk3: 11a 289919i bk4: 0a 289953i bk5: 0a 289953i bk6: 0a 289953i bk7: 0a 289953i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289956i bk15: 0a 289956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.943662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000979 
total_CMD = 289955 
util_bw = 284 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 289520 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289880 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365574
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289862 n_act=4 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001228
n_activity=1361 dram_eff=0.2616
bk0: 14a 289917i bk1: 27a 289903i bk2: 26a 289882i bk3: 22a 289906i bk4: 0a 289952i bk5: 0a 289953i bk6: 0a 289953i bk7: 0a 289953i bk8: 0a 289953i bk9: 0a 289954i bk10: 0a 289954i bk11: 0a 289956i bk12: 0a 289956i bk13: 0a 289957i bk14: 0a 289958i bk15: 0a 289958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955056
Row_Buffer_Locality_read = 0.955056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001228 
total_CMD = 289955 
util_bw = 356 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 289434 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289862 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 89 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000489731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289877 n_act=4 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001021
n_activity=1236 dram_eff=0.2395
bk0: 37a 289883i bk1: 19a 289912i bk2: 7a 289925i bk3: 11a 289922i bk4: 0a 289952i bk5: 0a 289953i bk6: 0a 289954i bk7: 0a 289954i bk8: 0a 289954i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289956i bk14: 0a 289957i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001021 
total_CMD = 289955 
util_bw = 296 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 289513 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289877 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 74 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000365574
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289844 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001476
n_activity=1589 dram_eff=0.2694
bk0: 36a 289893i bk1: 38a 289872i bk2: 21a 289895i bk3: 12a 289917i bk4: 0a 289953i bk5: 0a 289954i bk6: 0a 289954i bk7: 0a 289954i bk8: 0a 289954i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289955i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.962617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001476 
total_CMD = 289955 
util_bw = 428 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 289347 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289844 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000175889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289873 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001076
n_activity=1319 dram_eff=0.2365
bk0: 20a 289919i bk1: 35a 289882i bk2: 12a 289917i bk3: 11a 289916i bk4: 0a 289952i bk5: 0a 289953i bk6: 0a 289955i bk7: 0a 289955i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289956i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001076 
total_CMD = 289955 
util_bw = 312 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 289491 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289873 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000182787
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289832 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001642
n_activity=1574 dram_eff=0.3024
bk0: 44a 289843i bk1: 43a 289859i bk2: 18a 289878i bk3: 14a 289925i bk4: 0a 289952i bk5: 0a 289953i bk6: 0a 289953i bk7: 0a 289953i bk8: 0a 289954i bk9: 0a 289954i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289957i bk13: 0a 289957i bk14: 0a 289957i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002309
Bank_Level_Parallism_Col = 1.002331
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002331 

BW Util details:
bwutil = 0.001642 
total_CMD = 289955 
util_bw = 476 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 289271 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289832 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655274
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289836 n_act=4 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001586
n_activity=1718 dram_eff=0.2678
bk0: 21a 289918i bk1: 62a 289861i bk2: 19a 289868i bk3: 13a 289913i bk4: 0a 289953i bk5: 0a 289954i bk6: 0a 289954i bk7: 0a 289955i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289956i bk12: 0a 289956i bk13: 0a 289956i bk14: 0a 289956i bk15: 0a 289956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965217
Row_Buffer_Locality_read = 0.965217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001586 
total_CMD = 289955 
util_bw = 460 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 289300 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289836 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 115 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000448345
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289858 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001283
n_activity=1435 dram_eff=0.2592
bk0: 35a 289906i bk1: 35a 289893i bk2: 15a 289925i bk3: 8a 289920i bk4: 0a 289953i bk5: 0a 289953i bk6: 0a 289954i bk7: 0a 289954i bk8: 0a 289954i bk9: 0a 289954i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289957i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.956989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003717
Bank_Level_Parallism_Col = 1.003774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003774 

BW Util details:
bwutil = 0.001283 
total_CMD = 289955 
util_bw = 372 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 289429 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289858 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.89762e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289878 n_act=4 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001007
n_activity=1172 dram_eff=0.2491
bk0: 32a 289877i bk1: 24a 289913i bk2: 7a 289927i bk3: 10a 289923i bk4: 0a 289954i bk5: 0a 289954i bk6: 0a 289955i bk7: 0a 289955i bk8: 0a 289955i bk9: 0a 289955i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289955i bk14: 0a 289955i bk15: 0a 289955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.945205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001007 
total_CMD = 289955 
util_bw = 292 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 289511 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289878 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 73 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000151748
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289863 n_act=4 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001214
n_activity=1354 dram_eff=0.26
bk0: 10a 289921i bk1: 47a 289877i bk2: 14a 289908i bk3: 17a 289905i bk4: 0a 289953i bk5: 0a 289953i bk6: 0a 289953i bk7: 0a 289954i bk8: 0a 289954i bk9: 0a 289954i bk10: 0a 289954i bk11: 0a 289955i bk12: 0a 289955i bk13: 0a 289957i bk14: 0a 289957i bk15: 0a 289957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001214 
total_CMD = 289955 
util_bw = 352 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 289437 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289863 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 88 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000427653
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=289955 n_nop=289871 n_act=4 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001104
n_activity=1179 dram_eff=0.2714
bk0: 19a 289912i bk1: 35a 289879i bk2: 8a 289920i bk3: 18a 289900i bk4: 0a 289954i bk5: 0a 289954i bk6: 0a 289954i bk7: 0a 289954i bk8: 0a 289954i bk9: 0a 289954i bk10: 0a 289955i bk11: 0a 289955i bk12: 0a 289956i bk13: 0a 289956i bk14: 0a 289956i bk15: 0a 289956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001104 
total_CMD = 289955 
util_bw = 320 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 289465 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289955 
n_nop = 289871 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 80 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73, Miss = 54, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 70, Miss = 55, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 86, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 89, Miss = 66, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 87, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 84, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 77, Miss = 54, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 97, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 60, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 116, Miss = 83, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 106, Miss = 81, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 98, Miss = 68, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 53, Miss = 40, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 112, Miss = 87, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 114, Miss = 78, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 79, Miss = 61, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 97, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 132, Miss = 98, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 143, Miss = 106, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 97, Miss = 74, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 107, Miss = 75, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 78, Miss = 55, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 65, Miss = 46, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 130, Miss = 98, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 79, Miss = 62, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 119, Miss = 89, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 88, Miss = 64, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3108
L2_total_cache_misses = 2311
L2_total_cache_miss_rate = 0.7436
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 65483
Req_Network_injected_packets_per_cycle =       0.0475 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.1564
Req_Bank_Level_Parallism =       2.3707
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 65483
Reply_Network_injected_packets_per_cycle =        0.0475
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       0.1899
Reply_Bank_Level_Parallism =       2.0420
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 41412 (inst/sec)
gpgpu_simulation_rate = 13096 (cycle/sec)
gpgpu_silicon_slowdown = 86438x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 9354
gpu_sim_insn = 59160
gpu_ipc =       6.3246
gpu_tot_sim_cycle = 74837
gpu_tot_sim_insn = 266220
gpu_tot_ipc =       3.5573
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0949
partiton_level_parallism_total  =       0.0534
partiton_level_parallism_util =       3.5663
partiton_level_parallism_util_total  =       2.5615
L2_BW  =       3.4388 GB/Sec
L2_BW_total  =       1.9342 GB/Sec
gpu_total_sim_rate=44370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 761472
gpgpu_n_tot_w_icount = 23796
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 15120
gpgpu_n_l1cache_bkconflict = 468
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144	W0_Idle:456908	W0_Scoreboard:116660	W1:1044	W2:936	W3:936	W4:936	W5:936	W6:936	W7:936	W8:936	W9:936	W10:936	W11:936	W12:936	W13:936	W14:936	W15:936	W16:9612	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:23796	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 363 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1704 	43 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2208 	1787 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3896 	93 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172         0      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 23.000000 66.000000  6.000000  8.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 23.000000 31.000000 21.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 39.000000 33.000000  5.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 41.000000 46.000000 10.000000 27.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 42.000000 37.000000 12.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 33.000000 34.000000 10.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 27.000000 32.000000 28.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 52.000000 21.000000  7.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 49.000000 44.000000 21.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 30.000000 38.000000 12.000000 19.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 59.000000 46.000000 18.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 33.000000 70.000000 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 54.000000 40.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 37.000000 29.000000  7.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 22.000000 50.000000 15.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 27.000000 39.000000 13.000000 25.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1788/68 = 26.294117
number of bytes read:
dram[0]:       736      2112       192       256         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:       736       992       672       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1248      1056       160       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1312      1472       320       864        32         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1344      1184       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1056      1088       320       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864      1024       896       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1664       672       224       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1568      1408       672       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       960      1216       384       608         0        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1888      1472       576       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1056      2240       640       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1728      1280       480       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1184       928       224       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       704      1600       480       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       864      1248       416       800         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 57216
Bmin_bank_accesses = 0!
chip skew: 4576/2720 = 1.68
number of bytes accessed:
dram[0]:       736      2112       192       256         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:       736       992       672       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1248      1056       160       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1312      1472       320       864        32         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1344      1184       384       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1056      1088       320       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       864      1024       896       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1664       672       224       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1568      1408       672       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       960      1216       384       608         0        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1888      1472       576       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1056      2240       640       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1728      1280       480       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1184       928       224       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       704      1600       480       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       864      1248       416       800         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 57216
min_bank_accesses = 0!
chip skew: 4576/2720 = 1.68
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        47        43    none          23    none      none      none      none      none      none      none      none      none      none  
dram[1]:         17        18        37        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        18        70        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        19        47        37        38    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        17        51        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         17        18        38        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        18        34        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         17        17        45        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        18        39        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        18        43        38    none          23    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        44        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         17        18        39        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        18        47        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        18        47        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        18        42        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         17        18        37        44    none          16    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       234         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       234         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       236       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       238         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331266 n_act=5 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001255
n_activity=1546 dram_eff=0.2691
bk0: 23a 331329i bk1: 66a 331198i bk2: 6a 331345i bk3: 8a 331351i bk4: 0a 331375i bk5: 1a 331350i bk6: 0a 331373i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331374i bk10: 0a 331374i bk11: 0a 331374i bk12: 0a 331375i bk13: 0a 331375i bk14: 0a 331375i bk15: 0a 331375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951923
Row_Buffer_Locality_read = 0.951923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002445
Bank_Level_Parallism_Col = 1.002475
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002475 

BW Util details:
bwutil = 0.001255 
total_CMD = 331375 
util_bw = 416 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 330742 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331266 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 104 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000314 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000585439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331273 n_act=4 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001183
n_activity=1558 dram_eff=0.2516
bk0: 23a 331336i bk1: 31a 331324i bk2: 21a 331338i bk3: 23a 331316i bk4: 0a 331372i bk5: 0a 331373i bk6: 0a 331374i bk7: 0a 331374i bk8: 0a 331375i bk9: 0a 331375i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331376i bk13: 0a 331376i bk14: 0a 331376i bk15: 0a 331376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001183 
total_CMD = 331375 
util_bw = 392 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 330823 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331273 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 98 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.65673e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331265 n_act=4 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=1489 dram_eff=0.2848
bk0: 39a 331320i bk1: 33a 331284i bk2: 5a 331351i bk3: 29a 331300i bk4: 0a 331373i bk5: 0a 331373i bk6: 0a 331373i bk7: 0a 331373i bk8: 0a 331373i bk9: 0a 331374i bk10: 0a 331375i bk11: 0a 331376i bk12: 0a 331376i bk13: 0a 331376i bk14: 0a 331377i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001280 
total_CMD = 331375 
util_bw = 424 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 330763 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331265 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 106 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000289702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331245 n_act=5 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001509
n_activity=1823 dram_eff=0.2743
bk0: 41a 331293i bk1: 46a 331307i bk2: 10a 331351i bk3: 27a 331283i bk4: 1a 331351i bk5: 0a 331374i bk6: 0a 331374i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331374i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331375i bk14: 0a 331375i bk15: 0a 331375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055556
Bank_Level_Parallism_Col = 1.056266
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056266 

BW Util details:
bwutil = 0.001509 
total_CMD = 331375 
util_bw = 500 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 330682 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331245 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 125 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00022633
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331260 n_act=4 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00134
n_activity=1625 dram_eff=0.2732
bk0: 42a 331299i bk1: 37a 331311i bk2: 12a 331342i bk3: 20a 331326i bk4: 0a 331373i bk5: 0a 331373i bk6: 0a 331373i bk7: 0a 331373i bk8: 0a 331373i bk9: 0a 331374i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331376i bk13: 0a 331376i bk14: 0a 331376i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963964
Row_Buffer_Locality_read = 0.963964
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002985
Bank_Level_Parallism_Col = 1.003021
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003021 

BW Util details:
bwutil = 0.001340 
total_CMD = 331375 
util_bw = 444 
Wasted_Col = 173 
Wasted_Row = 0 
Idle = 330758 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331260 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 111 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000356092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331275 n_act=4 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001159
n_activity=1415 dram_eff=0.2714
bk0: 33a 331318i bk1: 34a 331318i bk2: 10a 331330i bk3: 19a 331325i bk4: 0a 331373i bk5: 0a 331373i bk6: 0a 331373i bk7: 0a 331373i bk8: 0a 331375i bk9: 0a 331375i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331375i bk14: 0a 331376i bk15: 0a 331376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001159 
total_CMD = 331375 
util_bw = 384 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 330823 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331275 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 96 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000290 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322897
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331255 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0014
n_activity=1728 dram_eff=0.2685
bk0: 27a 331326i bk1: 32a 331323i bk2: 28a 331300i bk3: 29a 331314i bk4: 0a 331372i bk5: 0a 331373i bk6: 0a 331373i bk7: 0a 331373i bk8: 0a 331373i bk9: 0a 331374i bk10: 0a 331374i bk11: 0a 331376i bk12: 0a 331376i bk13: 0a 331377i bk14: 0a 331378i bk15: 0a 331378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001400 
total_CMD = 331375 
util_bw = 464 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 330730 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331255 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000437571
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331278 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001123
n_activity=1487 dram_eff=0.2502
bk0: 52a 331274i bk1: 21a 331332i bk2: 7a 331345i bk3: 13a 331342i bk4: 0a 331372i bk5: 0a 331373i bk6: 0a 331374i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331375i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331376i bk14: 0a 331377i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.956989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001123 
total_CMD = 331375 
util_bw = 372 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 330841 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331278 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000347039
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331241 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=1887 dram_eff=0.2756
bk0: 49a 331283i bk1: 44a 331277i bk2: 21a 331315i bk3: 16a 331336i bk4: 0a 331373i bk5: 0a 331374i bk6: 0a 331374i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331375i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331375i bk14: 0a 331375i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002381
Bank_Level_Parallism_Col = 1.002404
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002404 

BW Util details:
bwutil = 0.001569 
total_CMD = 331375 
util_bw = 520 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 330657 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331241 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000205206
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331270 n_act=5 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=1629 dram_eff=0.2455
bk0: 30a 331335i bk1: 38a 331302i bk2: 12a 331338i bk3: 19a 331325i bk4: 0a 331373i bk5: 1a 331349i bk6: 0a 331374i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331374i bk10: 0a 331374i bk11: 0a 331374i bk12: 0a 331374i bk13: 0a 331375i bk14: 0a 331376i bk15: 0a 331378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003077
Bank_Level_Parallism_Col = 1.003125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003125 

BW Util details:
bwutil = 0.001207 
total_CMD = 331375 
util_bw = 400 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 330791 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331270 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 100 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00015994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331228 n_act=4 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001726
n_activity=1902 dram_eff=0.3007
bk0: 59a 331245i bk1: 46a 331279i bk2: 18a 331298i bk3: 20a 331336i bk4: 0a 331372i bk5: 0a 331373i bk6: 0a 331373i bk7: 0a 331373i bk8: 0a 331374i bk9: 0a 331374i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331377i bk13: 0a 331377i bk14: 0a 331377i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972028
Row_Buffer_Locality_read = 0.972028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002066
Bank_Level_Parallism_Col = 1.002083
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002083 

BW Util details:
bwutil = 0.001726 
total_CMD = 331375 
util_bw = 572 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 330576 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331228 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 143 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000573369
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331232 n_act=4 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001678
n_activity=2072 dram_eff=0.2683
bk0: 33a 331330i bk1: 70a 331277i bk2: 20a 331288i bk3: 16a 331331i bk4: 0a 331373i bk5: 0a 331374i bk6: 0a 331374i bk7: 0a 331375i bk8: 0a 331375i bk9: 0a 331375i bk10: 0a 331375i bk11: 0a 331376i bk12: 0a 331376i bk13: 0a 331376i bk14: 0a 331376i bk15: 0a 331376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971223
Row_Buffer_Locality_read = 0.971223
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001678 
total_CMD = 331375 
util_bw = 556 
Wasted_Col = 209 
Wasted_Row = 0 
Idle = 330610 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331232 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 139 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000392305
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331248 n_act=4 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001485
n_activity=1847 dram_eff=0.2664
bk0: 54a 331299i bk1: 40a 331311i bk2: 15a 331345i bk3: 14a 331325i bk4: 0a 331373i bk5: 0a 331373i bk6: 0a 331374i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331374i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331375i bk14: 0a 331377i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967480
Row_Buffer_Locality_read = 0.967480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002916
Bank_Level_Parallism_Col = 1.002950
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002950 

BW Util details:
bwutil = 0.001485 
total_CMD = 331375 
util_bw = 492 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 330704 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331248 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 123 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.05319e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331286 n_act=4 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001026
n_activity=1383 dram_eff=0.2458
bk0: 37a 331295i bk1: 29a 331331i bk2: 7a 331347i bk3: 12a 331343i bk4: 0a 331374i bk5: 0a 331374i bk6: 0a 331375i bk7: 0a 331375i bk8: 0a 331375i bk9: 0a 331375i bk10: 0a 331375i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331375i bk14: 0a 331375i bk15: 0a 331375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952941
Row_Buffer_Locality_read = 0.952941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001026 
total_CMD = 331375 
util_bw = 340 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 330879 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331286 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 85 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013278
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331257 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001376
n_activity=1656 dram_eff=0.2754
bk0: 22a 331324i bk1: 50a 331296i bk2: 15a 331325i bk3: 27a 331303i bk4: 0a 331373i bk5: 0a 331373i bk6: 0a 331373i bk7: 0a 331374i bk8: 0a 331374i bk9: 0a 331374i bk10: 0a 331374i bk11: 0a 331375i bk12: 0a 331375i bk13: 0a 331377i bk14: 0a 331377i bk15: 0a 331377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001376 
total_CMD = 331375 
util_bw = 456 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 330729 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331257 
Read = 114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000386269
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=331375 n_nop=331265 n_act=5 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001267
n_activity=1433 dram_eff=0.2931
bk0: 27a 331316i bk1: 39a 331296i bk2: 13a 331328i bk3: 25a 331300i bk4: 0a 331375i bk5: 1a 331347i bk6: 0a 331373i bk7: 0a 331373i bk8: 0a 331373i bk9: 0a 331373i bk10: 0a 331374i bk11: 0a 331374i bk12: 0a 331376i bk13: 0a 331376i bk14: 0a 331376i bk15: 0a 331376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053333
Bank_Level_Parallism_Col = 1.054054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054054 

BW Util details:
bwutil = 0.001267 
total_CMD = 331375 
util_bw = 420 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 330754 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 331375 
n_nop = 331265 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 105 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000317 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000135798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 63, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 102, Miss = 74, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 156, Miss = 110, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 87, Miss = 67, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 134, Miss = 102, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 119, Miss = 87, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 141, Miss = 107, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 143, Miss = 102, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 69, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 121, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 103, Miss = 79, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 71, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 149, Miss = 104, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 114, Miss = 80, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69, Miss = 53, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 132, Miss = 100, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 143, Miss = 100, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 110, Miss = 83, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 119, Miss = 88, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 164, Miss = 123, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 157, Miss = 113, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 176, Miss = 126, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 119, Miss = 90, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 129, Miss = 96, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 92, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 101, Miss = 71, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 166, Miss = 125, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 109, Miss = 81, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 144, Miss = 106, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 118, Miss = 87, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 2926
L2_total_cache_miss_rate = 0.7322
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 74837
Req_Network_injected_packets_per_cycle =       0.0534 
Req_Network_conflicts_per_cycle =       0.0041
Req_Network_conflicts_per_cycle_util =       0.1968
Req_Bank_Level_Parallism =       2.5615
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 74837
Reply_Network_injected_packets_per_cycle =        0.0534
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.2047
Reply_Bank_Level_Parallism =       2.1932
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 44370 (inst/sec)
gpgpu_simulation_rate = 12472 (cycle/sec)
gpgpu_silicon_slowdown = 90763x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 9
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 9104
gpu_sim_insn = 51429
gpu_ipc =       5.6491
gpu_tot_sim_cycle = 83941
gpu_tot_sim_insn = 317649
gpu_tot_ipc =       3.7842
gpu_tot_issued_cta = 43
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0853
partiton_level_parallism_total  =       0.0569
partiton_level_parallism_util =       3.6140
partiton_level_parallism_util_total  =       2.6890
L2_BW  =       3.0916 GB/Sec
L2_BW_total  =       2.0597 GB/Sec
gpu_total_sim_rate=52941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 908864
gpgpu_n_tot_w_icount = 28402
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 18060
gpgpu_n_l1cache_bkconflict = 559
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179	W0_Idle:544711	W0_Scoreboard:138999	W1:1247	W2:1118	W3:1118	W4:1118	W5:1118	W6:1118	W7:1118	W8:1118	W9:1118	W10:1118	W11:1118	W12:1118	W13:1118	W14:1118	W15:1118	W16:11460	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:28402	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 358 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2008 	49 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2675 	2097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4666 	100 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 27.000000 66.000000  9.000000  8.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 29.000000 31.000000 28.000000 23.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 55.000000 33.000000 15.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 55.000000 46.000000 13.000000 27.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 58.000000 37.000000 17.000000 20.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 49.000000 35.000000 16.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 41.000000 32.000000 32.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 67.000000 22.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 65.000000 44.000000 27.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 42.000000 40.000000 20.000000 19.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 75.000000 46.000000 23.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 43.000000 70.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 73.000000 40.000000 21.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 43.000000 30.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 35.000000 50.000000 23.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 37.000000 39.000000 23.000000 25.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/71 = 29.549295
number of bytes read:
dram[0]:       864      2112       288       256         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:       928       992       896       736        32         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1760      1056       480       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1760      1472       416       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1856      1184       544       640        32         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1568      1120       512       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1312      1024      1024       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2144       704       320       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2080      1408       864       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1344      1280       640       608        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2400      1472       736       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1376      2240       768       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2336      1280       672       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1376       960       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1120      1600       736       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1184      1248       736       800         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 67136
Bmin_bank_accesses = 0!
chip skew: 5248/3232 = 1.62
number of bytes accessed:
dram[0]:       864      2112       288       256         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:       928       992       896       736        32         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1760      1056       480       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1760      1472       416       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1856      1184       544       640        32         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1568      1120       512       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1312      1024      1024       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2144       704       320       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2080      1408       864       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1344      1280       640       608        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2400      1472       736       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1376      2240       768       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2336      1280       672       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1376       960       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1120      1600       736       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1184      1248       736       800         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 67136
min_bank_accesses = 0!
chip skew: 5248/3232 = 1.62
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        48        43    none          23    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        18        39        35        52    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        53        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        19        44        37        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        17        48        38        52    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         17        18        38        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        18        37        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        17        43        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        18        39        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         17        18        40        38        52        23    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        43        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        39        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        18        45        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        18        42        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        18        42        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         17        18        35        44    none          16    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       501       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       238         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       238         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371571 n_act=5 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001195
n_activity=1656 dram_eff=0.2681
bk0: 27a 371638i bk1: 66a 371510i bk2: 9a 371657i bk3: 8a 371663i bk4: 0a 371687i bk5: 1a 371662i bk6: 0a 371685i bk7: 0a 371686i bk8: 0a 371686i bk9: 0a 371686i bk10: 0a 371686i bk11: 0a 371686i bk12: 0a 371687i bk13: 0a 371687i bk14: 0a 371687i bk15: 0a 371687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954955
Row_Buffer_Locality_read = 0.954955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002387
Bank_Level_Parallism_Col = 1.002415
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002415 

BW Util details:
bwutil = 0.001195 
total_CMD = 371687 
util_bw = 444 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 371023 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371571 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 111 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000521945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371570 n_act=5 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001205
n_activity=1767 dram_eff=0.2535
bk0: 29a 371646i bk1: 31a 371637i bk2: 28a 371648i bk3: 23a 371629i bk4: 1a 371660i bk5: 0a 371684i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371686i bk9: 0a 371686i bk10: 0a 371686i bk11: 0a 371686i bk12: 0a 371688i bk13: 0a 371688i bk14: 0a 371689i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955357
Row_Buffer_Locality_read = 0.955357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006135
Bank_Level_Parallism_Col = 1.006230
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006230 

BW Util details:
bwutil = 0.001205 
total_CMD = 371687 
util_bw = 448 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 371059 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371570 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 112 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.60939e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371550 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001431
n_activity=1801 dram_eff=0.2954
bk0: 55a 371608i bk1: 33a 371596i bk2: 15a 371648i bk3: 30a 371612i bk4: 0a 371685i bk5: 0a 371685i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371685i bk9: 0a 371686i bk10: 0a 371687i bk11: 0a 371688i bk12: 0a 371688i bk13: 0a 371688i bk14: 0a 371689i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001431 
total_CMD = 371687 
util_bw = 532 
Wasted_Col = 215 
Wasted_Row = 0 
Idle = 370940 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371550 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000258282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371539 n_act=5 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001539
n_activity=2044 dram_eff=0.2798
bk0: 55a 371579i bk1: 46a 371619i bk2: 13a 371663i bk3: 27a 371595i bk4: 2a 371663i bk5: 0a 371686i bk6: 0a 371686i bk7: 0a 371686i bk8: 0a 371686i bk9: 0a 371686i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371687i bk14: 0a 371687i bk15: 0a 371687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965035
Row_Buffer_Locality_read = 0.965035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050575
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050575 

BW Util details:
bwutil = 0.001539 
total_CMD = 371687 
util_bw = 572 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 370908 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371539 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 143 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000225997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371549 n_act=5 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001431
n_activity=1909 dram_eff=0.2787
bk0: 58a 371578i bk1: 37a 371623i bk2: 17a 371646i bk3: 20a 371638i bk4: 1a 371661i bk5: 0a 371685i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371685i bk9: 0a 371686i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371688i bk13: 0a 371688i bk14: 0a 371688i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962406
Row_Buffer_Locality_read = 0.962406
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004751
Bank_Level_Parallism_Col = 1.004808
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004808 

BW Util details:
bwutil = 0.001431 
total_CMD = 371687 
util_bw = 532 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 370941 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371549 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 133 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000341685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371564 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001281
n_activity=1673 dram_eff=0.2845
bk0: 49a 371614i bk1: 35a 371630i bk2: 16a 371621i bk3: 19a 371637i bk4: 0a 371685i bk5: 0a 371685i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371687i bk9: 0a 371687i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371687i bk14: 0a 371688i bk15: 0a 371688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001281 
total_CMD = 371687 
util_bw = 476 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 371019 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371564 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030671
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371549 n_act=4 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001442
n_activity=1956 dram_eff=0.274
bk0: 41a 371615i bk1: 32a 371635i bk2: 32a 371605i bk3: 29a 371626i bk4: 0a 371684i bk5: 0a 371685i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371685i bk9: 0a 371686i bk10: 0a 371686i bk11: 0a 371688i bk12: 0a 371688i bk13: 0a 371689i bk14: 0a 371690i bk15: 0a 371690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001442 
total_CMD = 371687 
util_bw = 536 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 370952 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371549 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 134 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000361 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000425089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371571 n_act=4 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001205
n_activity=1727 dram_eff=0.2594
bk0: 67a 371555i bk1: 22a 371644i bk2: 10a 371657i bk3: 13a 371654i bk4: 0a 371684i bk5: 0a 371685i bk6: 0a 371686i bk7: 0a 371686i bk8: 0a 371686i bk9: 0a 371687i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371688i bk14: 0a 371689i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001205 
total_CMD = 371687 
util_bw = 448 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 371060 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371571 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 112 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000338995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371531 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001636
n_activity=2154 dram_eff=0.2823
bk0: 65a 371558i bk1: 44a 371589i bk2: 27a 371626i bk3: 16a 371648i bk4: 0a 371685i bk5: 0a 371686i bk6: 0a 371686i bk7: 0a 371686i bk8: 0a 371686i bk9: 0a 371687i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371687i bk14: 0a 371687i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002083
Bank_Level_Parallism_Col = 1.002101
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002101 

BW Util details:
bwutil = 0.001636 
total_CMD = 371687 
util_bw = 608 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 370861 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371531 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000231377
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371558 n_act=6 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=1909 dram_eff=0.2577
bk0: 42a 371637i bk1: 40a 371610i bk2: 20a 371634i bk3: 19a 371638i bk4: 1a 371659i bk5: 1a 371660i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371685i bk9: 0a 371685i bk10: 0a 371686i bk11: 0a 371686i bk12: 0a 371686i bk13: 0a 371687i bk14: 0a 371688i bk15: 0a 371690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020305
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020305 

BW Util details:
bwutil = 0.001324 
total_CMD = 371687 
util_bw = 492 
Wasted_Col = 215 
Wasted_Row = 0 
Idle = 370980 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371558 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 123 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000331 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000172188
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371519 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001765
n_activity=2161 dram_eff=0.3036
bk0: 75a 371532i bk1: 46a 371591i bk2: 23a 371608i bk3: 20a 371648i bk4: 0a 371684i bk5: 0a 371685i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371686i bk9: 0a 371686i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371689i bk13: 0a 371689i bk14: 0a 371689i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001880
Bank_Level_Parallism_Col = 1.001894
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001894 

BW Util details:
bwutil = 0.001765 
total_CMD = 371687 
util_bw = 656 
Wasted_Col = 243 
Wasted_Row = 0 
Idle = 370788 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371519 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000540778
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371530 n_act=4 n_pre=0 n_ref_event=0 n_req=153 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001647
n_activity=2287 dram_eff=0.2676
bk0: 43a 371638i bk1: 70a 371589i bk2: 24a 371595i bk3: 16a 371643i bk4: 0a 371685i bk5: 0a 371686i bk6: 0a 371686i bk7: 0a 371687i bk8: 0a 371687i bk9: 0a 371687i bk10: 0a 371687i bk11: 0a 371688i bk12: 0a 371688i bk13: 0a 371688i bk14: 0a 371688i bk15: 0a 371688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973856
Row_Buffer_Locality_read = 0.973856
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001647 
total_CMD = 371687 
util_bw = 612 
Wasted_Col = 215 
Wasted_Row = 0 
Idle = 370860 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371530 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 153 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349757
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371535 n_act=4 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001593
n_activity=2170 dram_eff=0.2728
bk0: 73a 371593i bk1: 40a 371623i bk2: 21a 371656i bk3: 14a 371637i bk4: 0a 371685i bk5: 0a 371685i bk6: 0a 371686i bk7: 0a 371686i bk8: 0a 371686i bk9: 0a 371686i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371687i bk14: 0a 371689i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002584
Bank_Level_Parallism_Col = 1.002611
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002611 

BW Util details:
bwutil = 0.001593 
total_CMD = 371687 
util_bw = 592 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 370899 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371535 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 148 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.07131e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371582 n_act=4 n_pre=0 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001087
n_activity=1585 dram_eff=0.2549
bk0: 43a 371602i bk1: 30a 371643i bk2: 16a 371638i bk3: 12a 371655i bk4: 0a 371686i bk5: 0a 371686i bk6: 0a 371687i bk7: 0a 371687i bk8: 0a 371687i bk9: 0a 371687i bk10: 0a 371687i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371687i bk14: 0a 371687i bk15: 0a 371687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960396
Row_Buffer_Locality_read = 0.960396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001087 
total_CMD = 371687 
util_bw = 404 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 371111 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371582 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 101 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000134522
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371548 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001453
n_activity=1919 dram_eff=0.2814
bk0: 35a 371621i bk1: 50a 371608i bk2: 23a 371634i bk3: 27a 371615i bk4: 0a 371685i bk5: 0a 371685i bk6: 0a 371685i bk7: 0a 371686i bk8: 0a 371686i bk9: 0a 371686i bk10: 0a 371686i bk11: 0a 371687i bk12: 0a 371687i bk13: 0a 371689i bk14: 0a 371689i bk15: 0a 371689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001453 
total_CMD = 371687 
util_bw = 540 
Wasted_Col = 204 
Wasted_Row = 0 
Idle = 370943 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371548 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000344376
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=371687 n_nop=371557 n_act=5 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001345
n_activity=1600 dram_eff=0.3125
bk0: 37a 371617i bk1: 39a 371608i bk2: 23a 371619i bk3: 25a 371612i bk4: 0a 371687i bk5: 1a 371659i bk6: 0a 371685i bk7: 0a 371685i bk8: 0a 371685i bk9: 0a 371685i bk10: 0a 371686i bk11: 0a 371686i bk12: 0a 371688i bk13: 0a 371688i bk14: 0a 371688i bk15: 0a 371688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046838
Bank_Level_Parallism_Col = 1.047393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047393 

BW Util details:
bwutil = 0.001345 
total_CMD = 371687 
util_bw = 500 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 370968 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371687 
n_nop = 371557 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 125 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000336 
Either_Row_CoL_Bus_Util = 0.000350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 65, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 122, Miss = 85, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 174, Miss = 119, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 89, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 178, Miss = 132, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 155, Miss = 109, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 121, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 112, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 184, Miss = 139, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 106, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 113, Miss = 79, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 174, Miss = 120, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 158, Miss = 110, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 132, Miss = 93, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 152, Miss = 114, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 173, Miss = 121, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 136, Miss = 102, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 149, Miss = 109, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 196, Miss = 146, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 174, Miss = 125, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 194, Miss = 133, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 139, Miss = 102, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 164, Miss = 121, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 149, Miss = 107, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 130, Miss = 92, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 96, Miss = 68, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 208, Miss = 152, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 127, Miss = 93, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 161, Miss = 119, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 151, Miss = 110, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4773
L2_total_cache_misses = 3446
L2_total_cache_miss_rate = 0.7220
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 83941
Req_Network_injected_packets_per_cycle =       0.0569 
Req_Network_conflicts_per_cycle =       0.0052
Req_Network_conflicts_per_cycle_util =       0.2445
Req_Bank_Level_Parallism =       2.6890
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 83941
Reply_Network_injected_packets_per_cycle =        0.0569
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.1934
Reply_Bank_Level_Parallism =       2.2848
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 52941 (inst/sec)
gpgpu_simulation_rate = 13990 (cycle/sec)
gpgpu_silicon_slowdown = 80914x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 10
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 9098
gpu_sim_insn = 44082
gpu_ipc =       4.8452
gpu_tot_sim_cycle = 93039
gpu_tot_sim_insn = 361731
gpu_tot_ipc =       3.8880
gpu_tot_issued_cta = 49
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0732
partiton_level_parallism_total  =       0.0585
partiton_level_parallism_util =       3.8057
partiton_level_parallism_util_total  =       2.7892
L2_BW  =       2.6517 GB/Sec
L2_BW_total  =       2.1176 GB/Sec
gpu_total_sim_rate=51675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1035200
gpgpu_n_tot_w_icount = 32350
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 20580
gpgpu_n_l1cache_bkconflict = 637
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209	W0_Idle:619896	W0_Scoreboard:158130	W1:1421	W2:1274	W3:1274	W4:1274	W5:1274	W6:1274	W7:1274	W8:1274	W9:1274	W10:1274	W11:1274	W12:1274	W13:1274	W14:1274	W15:1274	W16:13044	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:32350	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 355 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2267 	54 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3077 	2361 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5326 	106 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0      6163         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 71.000000 10.000000  8.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 34.000000 32.000000 25.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 61.000000 43.000000 23.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 59.000000 51.000000 15.000000 27.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 61.000000 48.000000 21.000000 20.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 51.000000 49.000000 22.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 45.000000 41.000000 34.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 29.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 52.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 44.000000 50.000000 27.000000 19.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 78.000000 56.000000 28.000000 21.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 45.000000 81.000000 25.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 76.000000 48.000000 27.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 45.000000 37.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 37.000000 58.000000 29.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 39.000000 47.000000 30.000000 25.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2362/72 = 32.805557
number of bytes read:
dram[0]:       896      2272       320       256         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:       960      1088      1024       800        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1952      1376       736      1056         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1888      1632       480       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1952      1536       672       640        64         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1632      1568       704       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1440      1312      1088       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176       928       416       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2208      1664      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1408      1600       864       608        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2496      1792       896       672         0        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1440      2592       800       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2432      1536       864       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1440      1184       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1184      1856       928       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1248      1504       960       800         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 75584
Bmin_bank_accesses = 0!
chip skew: 5888/3776 = 1.56
number of bytes accessed:
dram[0]:       896      2272       320       256         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:       960      1088      1024       800        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1952      1376       736      1056         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1888      1632       480       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1952      1536       672       640        64         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1632      1568       704       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1440      1312      1088       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176       928       416       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2208      1664      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1408      1600       864       608        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2496      1792       896       672         0        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1440      2592       800       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2432      1536       864       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1440      1184       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1184      1856       928       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1248      1504       960       800         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 75584
min_bank_accesses = 0!
chip skew: 5888/3776 = 1.56
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        17        48        48    none          38    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        18        39        36        37    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        46        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18        42        39        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         18        17        44        42        37    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        17        35        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        17        36        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        18        39        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        17        38        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        37        43        37        23    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        17        40        43    none          45    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        39        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        17        41        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        17        37        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        18        40        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        18        33        46    none          16    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       504       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0       240         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       504         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0       234         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       238         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411850 n_act=5 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001146
n_activity=1778 dram_eff=0.2655
bk0: 28a 411924i bk1: 71a 411794i bk2: 10a 411943i bk3: 8a 411949i bk4: 0a 411973i bk5: 1a 411948i bk6: 0a 411971i bk7: 0a 411972i bk8: 0a 411972i bk9: 0a 411972i bk10: 0a 411972i bk11: 0a 411972i bk12: 0a 411973i bk13: 0a 411973i bk14: 0a 411973i bk15: 0a 411973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957627
Row_Buffer_Locality_read = 0.957627
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002337
Bank_Level_Parallism_Col = 1.002364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002364 

BW Util details:
bwutil = 0.001146 
total_CMD = 411973 
util_bw = 472 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 411279 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411850 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 118 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000470905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411845 n_act=5 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=1903 dram_eff=0.2585
bk0: 30a 411932i bk1: 34a 411914i bk2: 32a 411931i bk3: 25a 411912i bk4: 2a 411945i bk5: 0a 411970i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411972i bk9: 0a 411972i bk10: 0a 411972i bk11: 0a 411972i bk12: 0a 411974i bk13: 0a 411974i bk14: 0a 411975i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959350
Row_Buffer_Locality_read = 0.959350
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014286
Bank_Level_Parallism_Col = 1.014493
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014493 

BW Util details:
bwutil = 0.001194 
total_CMD = 411973 
util_bw = 492 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 411298 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411845 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 123 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.7675e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411809 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001553
n_activity=2142 dram_eff=0.2988
bk0: 61a 411892i bk1: 43a 411875i bk2: 23a 411919i bk3: 33a 411896i bk4: 0a 411971i bk5: 0a 411971i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411971i bk9: 0a 411972i bk10: 0a 411973i bk11: 0a 411974i bk12: 0a 411974i bk13: 0a 411974i bk14: 0a 411975i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001553 
total_CMD = 411973 
util_bw = 640 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 411097 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411809 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000233025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411814 n_act=5 n_pre=0 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001495
n_activity=2241 dram_eff=0.2749
bk0: 59a 411864i bk1: 51a 411903i bk2: 15a 411949i bk3: 27a 411881i bk4: 2a 411949i bk5: 0a 411972i bk6: 0a 411972i bk7: 0a 411972i bk8: 0a 411972i bk9: 0a 411972i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411973i bk14: 0a 411973i bk15: 0a 411973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967532
Row_Buffer_Locality_read = 0.967532
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048458
Bank_Level_Parallism_Col = 1.048998
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048998 

BW Util details:
bwutil = 0.001495 
total_CMD = 411973 
util_bw = 616 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 411147 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411814 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 154 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411816 n_act=5 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001476
n_activity=2191 dram_eff=0.2775
bk0: 61a 411864i bk1: 48a 411902i bk2: 21a 411932i bk3: 20a 411924i bk4: 2a 411947i bk5: 0a 411971i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411971i bk9: 0a 411972i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411974i bk13: 0a 411974i bk14: 0a 411974i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967105
Row_Buffer_Locality_read = 0.967105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004474
Bank_Level_Parallism_Col = 1.004525
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004525 

BW Util details:
bwutil = 0.001476 
total_CMD = 411973 
util_bw = 608 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 411144 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411816 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 152 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000308273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411828 n_act=4 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001369
n_activity=1908 dram_eff=0.2956
bk0: 51a 411900i bk1: 49a 411873i bk2: 22a 411899i bk3: 19a 411923i bk4: 0a 411971i bk5: 0a 411971i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411973i bk9: 0a 411973i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411973i bk14: 0a 411974i bk15: 0a 411974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971631
Row_Buffer_Locality_read = 0.971631
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001369 
total_CMD = 411973 
util_bw = 564 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 411192 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411828 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 141 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000342 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000378666
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411820 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001447
n_activity=2179 dram_eff=0.2735
bk0: 45a 411896i bk1: 41a 411912i bk2: 34a 411891i bk3: 29a 411912i bk4: 0a 411970i bk5: 0a 411971i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411971i bk9: 0a 411972i bk10: 0a 411972i bk11: 0a 411974i bk12: 0a 411974i bk13: 0a 411975i bk14: 0a 411976i bk15: 0a 411976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001447 
total_CMD = 411973 
util_bw = 596 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 411170 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411820 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000362 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00038352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411844 n_act=4 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001214
n_activity=1923 dram_eff=0.26
bk0: 68a 411841i bk1: 29a 411926i bk2: 13a 411943i bk3: 15a 411935i bk4: 0a 411970i bk5: 0a 411971i bk6: 0a 411972i bk7: 0a 411972i bk8: 0a 411972i bk9: 0a 411973i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411974i bk14: 0a 411975i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968000
Row_Buffer_Locality_read = 0.968000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001214 
total_CMD = 411973 
util_bw = 500 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 411288 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411844 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 125 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000305845
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411800 n_act=4 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001641
n_activity=2395 dram_eff=0.2823
bk0: 69a 411839i bk1: 52a 411871i bk2: 32a 411909i bk3: 16a 411934i bk4: 0a 411971i bk5: 0a 411972i bk6: 0a 411972i bk7: 0a 411972i bk8: 0a 411972i bk9: 0a 411973i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411973i bk14: 0a 411973i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976331
Row_Buffer_Locality_read = 0.976331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001965
Bank_Level_Parallism_Col = 1.001980
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001980 

BW Util details:
bwutil = 0.001641 
total_CMD = 411973 
util_bw = 676 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 411070 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411800 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 169 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000208752
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411824 n_act=6 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=2137 dram_eff=0.2677
bk0: 44a 411923i bk1: 50a 411870i bk2: 27a 411914i bk3: 19a 411924i bk4: 2a 411945i bk5: 1a 411946i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411971i bk9: 0a 411971i bk10: 0a 411972i bk11: 0a 411972i bk12: 0a 411972i bk13: 0a 411973i bk14: 0a 411974i bk15: 0a 411976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958042
Row_Buffer_Locality_read = 0.958042
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017699
Bank_Level_Parallism_Col = 1.017937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017937 

BW Util details:
bwutil = 0.001388 
total_CMD = 411973 
util_bw = 572 
Wasted_Col = 234 
Wasted_Row = 0 
Idle = 411167 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411824 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 143 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000182051
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411784 n_act=5 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001787
n_activity=2441 dram_eff=0.3015
bk0: 78a 411818i bk1: 56a 411862i bk2: 28a 411892i bk3: 21a 411934i bk4: 0a 411970i bk5: 1a 411944i bk6: 0a 411970i bk7: 0a 411971i bk8: 0a 411972i bk9: 0a 411972i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411975i bk13: 0a 411975i bk14: 0a 411975i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972826
Row_Buffer_Locality_read = 0.972826
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008446
Bank_Level_Parallism_Col = 1.008518
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008518 

BW Util details:
bwutil = 0.001787 
total_CMD = 411973 
util_bw = 736 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 410972 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411784 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 184 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000487896
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411802 n_act=4 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001621
n_activity=2501 dram_eff=0.2671
bk0: 45a 411924i bk1: 81a 411863i bk2: 25a 411881i bk3: 16a 411929i bk4: 0a 411971i bk5: 0a 411972i bk6: 0a 411972i bk7: 0a 411973i bk8: 0a 411973i bk9: 0a 411973i bk10: 0a 411973i bk11: 0a 411974i bk12: 0a 411974i bk13: 0a 411974i bk14: 0a 411974i bk15: 0a 411974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976048
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001621 
total_CMD = 411973 
util_bw = 668 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 411081 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411802 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 167 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000315555
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411803 n_act=4 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001612
n_activity=2411 dram_eff=0.2754
bk0: 76a 411879i bk1: 48a 411893i bk2: 27a 411933i bk3: 15a 411923i bk4: 0a 411971i bk5: 0a 411971i bk6: 0a 411972i bk7: 0a 411972i bk8: 0a 411972i bk9: 0a 411972i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411973i bk14: 0a 411975i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002326
Bank_Level_Parallism_Col = 1.002347
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002347 

BW Util details:
bwutil = 0.001612 
total_CMD = 411973 
util_bw = 664 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 411101 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411803 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 166 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.95211e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411851 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001146
n_activity=1810 dram_eff=0.2608
bk0: 45a 411888i bk1: 37a 411926i bk2: 24a 411906i bk3: 12a 411941i bk4: 0a 411972i bk5: 0a 411972i bk6: 0a 411973i bk7: 0a 411973i bk8: 0a 411973i bk9: 0a 411973i bk10: 0a 411973i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411973i bk14: 0a 411973i bk15: 0a 411973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001146 
total_CMD = 411973 
util_bw = 472 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 411317 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411851 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000143213
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411818 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=2140 dram_eff=0.2822
bk0: 37a 411905i bk1: 58a 411889i bk2: 29a 411912i bk3: 27a 411901i bk4: 0a 411971i bk5: 0a 411971i bk6: 0a 411971i bk7: 0a 411972i bk8: 0a 411972i bk9: 0a 411972i bk10: 0a 411972i bk11: 0a 411973i bk12: 0a 411973i bk13: 0a 411975i bk14: 0a 411975i bk15: 0a 411975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 411973 
util_bw = 604 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 411152 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411818 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0003107
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=411973 n_nop=411826 n_act=5 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001379
n_activity=1816 dram_eff=0.3128
bk0: 39a 411902i bk1: 47a 411888i bk2: 30a 411891i bk3: 25a 411898i bk4: 0a 411973i bk5: 1a 411945i bk6: 0a 411971i bk7: 0a 411971i bk8: 0a 411971i bk9: 0a 411971i bk10: 0a 411972i bk11: 0a 411972i bk12: 0a 411974i bk13: 0a 411974i bk14: 0a 411974i bk15: 0a 411974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964789
Row_Buffer_Locality_read = 0.964789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043011
Bank_Level_Parallism_Col = 1.043478
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043478 

BW Util details:
bwutil = 0.001379 
total_CMD = 411973 
util_bw = 568 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 411172 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 411973 
n_nop = 411826 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 142 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000140786

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 73, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 134, Miss = 93, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 189, Miss = 130, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 141, Miss = 102, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 211, Miss = 154, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 191, Miss = 129, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 128, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 175, Miss = 124, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 144, Miss = 105, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 205, Miss = 151, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 169, Miss = 125, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 131, Miss = 92, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 199, Miss = 139, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 176, Miss = 122, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 148, Miss = 102, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 113, Miss = 81, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 166, Miss = 125, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 203, Miss = 143, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 158, Miss = 116, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 180, Miss = 132, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 221, Miss = 163, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 193, Miss = 137, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 205, Miss = 141, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 156, Miss = 115, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 196, Miss = 140, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 161, Miss = 113, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 153, Miss = 108, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 118, Miss = 86, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 232, Miss = 164, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 142, Miss = 103, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 177, Miss = 130, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 175, Miss = 122, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5439
L2_total_cache_misses = 3888
L2_total_cache_miss_rate = 0.7148
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 93039
Req_Network_injected_packets_per_cycle =       0.0585 
Req_Network_conflicts_per_cycle =       0.0053
Req_Network_conflicts_per_cycle_util =       0.2513
Req_Bank_Level_Parallism =       2.7892
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 93039
Reply_Network_injected_packets_per_cycle =        0.0585
Reply_Network_conflicts_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle_util =       0.1865
Reply_Bank_Level_Parallism =       2.3648
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 51675 (inst/sec)
gpgpu_simulation_rate = 13291 (cycle/sec)
gpgpu_silicon_slowdown = 85170x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 11
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 9098
gpu_sim_insn = 36735
gpu_ipc =       4.0377
gpu_tot_sim_cycle = 102137
gpu_tot_sim_insn = 398466
gpu_tot_ipc =       3.9013
gpu_tot_issued_cta = 54
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0610
partiton_level_parallism_total  =       0.0587
partiton_level_parallism_util =       3.4688
partiton_level_parallism_util_total  =       2.8408
L2_BW  =       2.2098 GB/Sec
L2_BW_total  =       2.1258 GB/Sec
gpu_total_sim_rate=49808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1140480
gpgpu_n_tot_w_icount = 35640
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 22680
gpgpu_n_l1cache_bkconflict = 702
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234	W0_Idle:682557	W0_Scoreboard:174075	W1:1566	W2:1404	W3:1404	W4:1404	W5:1404	W6:1404	W7:1404	W8:1404	W9:1404	W10:1404	W11:1404	W12:1404	W13:1404	W14:1404	W15:1404	W16:14364	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35640	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 352 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2482 	57 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3414 	2579 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5874 	113 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0      6169         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0      6163         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0      6168         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 76.000000 10.000000 11.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 36.000000 32.000000 33.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 61.000000 51.000000 23.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 60.000000 57.000000 15.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 61.000000 59.000000 21.000000 24.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 51.000000 65.000000 22.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 45.000000 54.000000 34.000000 33.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 68.000000 35.000000 13.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 70.000000 61.000000 32.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 44.000000 57.000000 27.000000 28.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 78.000000 66.000000 28.000000 25.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 45.000000 93.000000 25.000000 18.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 76.000000 58.000000 27.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 45.000000 46.000000 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 37.000000 65.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 40.000000 57.000000 30.000000 27.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2580/74 = 34.864864
number of bytes read:
dram[0]:       896      2432       320       352         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:       960      1152      1024      1056        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1952      1632       736      1216         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1920      1824       480      1024        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1952      1888       672       768        64         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1632      2080       704       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1440      1728      1088      1056         0        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1120       416       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2240      1952      1024       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1408      1824       864       896        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2496      2112       896       800         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1440      2976       800       576         0        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2432      1856       864       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1440      1472       768       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1184      2080       960       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1280      1824       960       864         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 82560
Bmin_bank_accesses = 0!
chip skew: 6368/4064 = 1.57
number of bytes accessed:
dram[0]:       896      2432       320       352         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:       960      1152      1024      1056        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1952      1632       736      1216         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1920      1824       480      1024        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1952      1888       672       768        64         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1632      2080       704       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1440      1728      1088      1056         0        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2176      1120       416       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2240      1952      1024       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1408      1824       864       896        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2496      2112       896       800         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1440      2976       800       576         0        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2432      1856       864       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1440      1472       768       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1184      2080       960       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1280      1824       960       864         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 82560
min_bank_accesses = 0!
chip skew: 6368/4064 = 1.57
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        48        47    none          37    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        18        39        36        37    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        46        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18        42        39        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         18        17        44        42        37    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        18        35        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        17        36        40    none          89    none      none      none      none      none      none      none      none      none      none  
dram[7]:         18        18        39        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        18        38        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        37        42        37        23    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        40        44    none          38    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        39        43    none          52    none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        18        42        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        18        37        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        18        39        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        18        33        46    none          16    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509       239         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       505       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508         0       503         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       504         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0       502         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       238         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452127 n_act=5 n_pre=0 n_ref_event=0 n_req=127 n_rd=127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001123
n_activity=1910 dram_eff=0.266
bk0: 28a 452210i bk1: 76a 452078i bk2: 10a 452229i bk3: 11a 452231i bk4: 0a 452259i bk5: 2a 452234i bk6: 0a 452257i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452258i bk11: 0a 452258i bk12: 0a 452259i bk13: 0a 452259i bk14: 0a 452259i bk15: 0a 452259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960630
Row_Buffer_Locality_read = 0.960630
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002257
Bank_Level_Parallism_Col = 1.002283
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002283 

BW Util details:
bwutil = 0.001123 
total_CMD = 452259 
util_bw = 508 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 451526 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452127 
Read = 127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 127 
total_req = 127 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 127 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000428958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452121 n_act=5 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001176
n_activity=2015 dram_eff=0.264
bk0: 30a 452218i bk1: 36a 452197i bk2: 32a 452217i bk3: 33a 452192i bk4: 2a 452231i bk5: 0a 452256i bk6: 0a 452257i bk7: 0a 452257i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452258i bk11: 0a 452258i bk12: 0a 452260i bk13: 0a 452260i bk14: 0a 452261i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962406
Row_Buffer_Locality_read = 0.962406
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016304
Bank_Level_Parallism_Col = 1.016529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016529 

BW Util details:
bwutil = 0.001176 
total_CMD = 452259 
util_bw = 532 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 451542 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452121 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 133 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.07559e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452082 n_act=4 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00153
n_activity=2329 dram_eff=0.2971
bk0: 61a 452178i bk1: 51a 452156i bk2: 23a 452205i bk3: 38a 452180i bk4: 0a 452257i bk5: 0a 452257i bk6: 0a 452257i bk7: 0a 452257i bk8: 0a 452257i bk9: 0a 452258i bk10: 0a 452259i bk11: 0a 452260i bk12: 0a 452260i bk13: 0a 452260i bk14: 0a 452261i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976879
Row_Buffer_Locality_read = 0.976879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001530 
total_CMD = 452259 
util_bw = 692 
Wasted_Col = 243 
Wasted_Row = 0 
Idle = 451324 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452082 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 173 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000212268
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452088 n_act=5 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001468
n_activity=2415 dram_eff=0.2749
bk0: 60a 452150i bk1: 57a 452185i bk2: 15a 452235i bk3: 32a 452162i bk4: 2a 452235i bk5: 0a 452258i bk6: 0a 452258i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452259i bk14: 0a 452259i bk15: 0a 452259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969880
Row_Buffer_Locality_read = 0.969880
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046316
Bank_Level_Parallism_Col = 1.046808
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046808 

BW Util details:
bwutil = 0.001468 
total_CMD = 452259 
util_bw = 664 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 451379 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452088 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 166 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000185734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452087 n_act=5 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001477
n_activity=2417 dram_eff=0.2764
bk0: 61a 452150i bk1: 59a 452180i bk2: 21a 452218i bk3: 24a 452209i bk4: 2a 452233i bk5: 0a 452257i bk6: 0a 452257i bk7: 0a 452257i bk8: 0a 452257i bk9: 0a 452258i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452260i bk13: 0a 452260i bk14: 0a 452260i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970060
Row_Buffer_Locality_read = 0.970060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004246
Bank_Level_Parallism_Col = 1.004292
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004292 

BW Util details:
bwutil = 0.001477 
total_CMD = 452259 
util_bw = 668 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 451361 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452087 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 167 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000280813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452095 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001415
n_activity=2126 dram_eff=0.301
bk0: 51a 452186i bk1: 65a 452117i bk2: 22a 452185i bk3: 22a 452209i bk4: 0a 452257i bk5: 0a 452257i bk6: 0a 452257i bk7: 0a 452257i bk8: 0a 452259i bk9: 0a 452259i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452259i bk14: 0a 452260i bk15: 0a 452260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001415 
total_CMD = 452259 
util_bw = 640 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 451384 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452095 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000415691
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452087 n_act=5 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001477
n_activity=2432 dram_eff=0.2747
bk0: 45a 452182i bk1: 54a 452178i bk2: 34a 452177i bk3: 33a 452198i bk4: 0a 452256i bk5: 1a 452233i bk6: 0a 452256i bk7: 0a 452257i bk8: 0a 452257i bk9: 0a 452258i bk10: 0a 452258i bk11: 0a 452260i bk12: 0a 452260i bk13: 0a 452261i bk14: 0a 452262i bk15: 0a 452262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970060
Row_Buffer_Locality_read = 0.970060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004090
Bank_Level_Parallism_Col = 1.004132
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004132 

BW Util details:
bwutil = 0.001477 
total_CMD = 452259 
util_bw = 668 
Wasted_Col = 234 
Wasted_Row = 0 
Idle = 451357 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452087 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 167 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452120 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=2070 dram_eff=0.2609
bk0: 68a 452127i bk1: 35a 452207i bk2: 13a 452229i bk3: 19a 452216i bk4: 0a 452256i bk5: 0a 452257i bk6: 0a 452258i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452259i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452260i bk14: 0a 452261i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001194 
total_CMD = 452259 
util_bw = 540 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 451527 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452120 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000278601
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452070 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001636
n_activity=2621 dram_eff=0.2823
bk0: 70a 452125i bk1: 61a 452151i bk2: 32a 452195i bk3: 22a 452212i bk4: 0a 452257i bk5: 0a 452258i bk6: 0a 452258i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452259i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452259i bk14: 0a 452259i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001855
Bank_Level_Parallism_Col = 1.001869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001869 

BW Util details:
bwutil = 0.001636 
total_CMD = 452259 
util_bw = 740 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 451281 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452070 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000194579
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452094 n_act=6 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001406
n_activity=2314 dram_eff=0.2748
bk0: 44a 452209i bk1: 57a 452145i bk2: 27a 452200i bk3: 28a 452190i bk4: 2a 452231i bk5: 1a 452232i bk6: 0a 452257i bk7: 0a 452257i bk8: 0a 452257i bk9: 0a 452257i bk10: 0a 452258i bk11: 0a 452258i bk12: 0a 452258i bk13: 0a 452259i bk14: 0a 452260i bk15: 0a 452262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016032
Bank_Level_Parallism_Col = 1.016227
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016227 

BW Util details:
bwutil = 0.001406 
total_CMD = 452259 
util_bw = 636 
Wasted_Col = 251 
Wasted_Row = 0 
Idle = 451372 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452094 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 159 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000179101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452055 n_act=5 n_pre=0 n_ref_event=0 n_req=199 n_rd=199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00176
n_activity=2640 dram_eff=0.3015
bk0: 78a 452104i bk1: 66a 452138i bk2: 28a 452178i bk3: 25a 452215i bk4: 0a 452256i bk5: 2a 452230i bk6: 0a 452256i bk7: 0a 452257i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452261i bk13: 0a 452261i bk14: 0a 452261i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974874
Row_Buffer_Locality_read = 0.974874
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008039
Bank_Level_Parallism_Col = 1.008104
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008104 

BW Util details:
bwutil = 0.001760 
total_CMD = 452259 
util_bw = 796 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 451188 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452055 
Read = 199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 199 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000444436
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452072 n_act=5 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00161
n_activity=2735 dram_eff=0.2662
bk0: 45a 452211i bk1: 93a 452135i bk2: 25a 452168i bk3: 18a 452216i bk4: 0a 452258i bk5: 1a 452232i bk6: 0a 452257i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452258i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452260i bk14: 0a 452260i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972527
Row_Buffer_Locality_read = 0.972527
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001949
Bank_Level_Parallism_Col = 1.001969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001969 

BW Util details:
bwutil = 0.001610 
total_CMD = 452259 
util_bw = 728 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 451274 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452072 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 182 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287446
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452077 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001574
n_activity=2570 dram_eff=0.277
bk0: 76a 452165i bk1: 58a 452158i bk2: 27a 452219i bk3: 17a 452209i bk4: 0a 452257i bk5: 0a 452257i bk6: 0a 452258i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452259i bk14: 0a 452261i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002160
Bank_Level_Parallism_Col = 1.002179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002179 

BW Util details:
bwutil = 0.001574 
total_CMD = 452259 
util_bw = 712 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 451327 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452077 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114978
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452121 n_act=4 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001185
n_activity=2019 dram_eff=0.2655
bk0: 45a 452174i bk1: 46a 452207i bk2: 24a 452192i bk3: 19a 452212i bk4: 0a 452258i bk5: 0a 452258i bk6: 0a 452259i bk7: 0a 452259i bk8: 0a 452259i bk9: 0a 452259i bk10: 0a 452259i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452259i bk14: 0a 452259i bk15: 0a 452259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001185 
total_CMD = 452259 
util_bw = 536 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 451528 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452121 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 134 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000143723
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452095 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001415
n_activity=2290 dram_eff=0.2795
bk0: 37a 452191i bk1: 65a 452170i bk2: 30a 452198i bk3: 28a 452187i bk4: 0a 452257i bk5: 0a 452257i bk6: 0a 452257i bk7: 0a 452258i bk8: 0a 452258i bk9: 0a 452258i bk10: 0a 452258i bk11: 0a 452259i bk12: 0a 452259i bk13: 0a 452261i bk14: 0a 452261i bk15: 0a 452261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001415 
total_CMD = 452259 
util_bw = 640 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 451397 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452095 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000283024
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=452259 n_nop=452099 n_act=5 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001371
n_activity=2009 dram_eff=0.3086
bk0: 40a 452188i bk1: 57a 452166i bk2: 30a 452177i bk3: 27a 452184i bk4: 0a 452259i bk5: 1a 452231i bk6: 0a 452257i bk7: 0a 452257i bk8: 0a 452257i bk9: 0a 452257i bk10: 0a 452258i bk11: 0a 452258i bk12: 0a 452260i bk13: 0a 452260i bk14: 0a 452260i bk15: 0a 452260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041152
Bank_Level_Parallism_Col = 1.041580
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041580 

BW Util details:
bwutil = 0.001371 
total_CMD = 452259 
util_bw = 620 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 451399 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 452259 
n_nop = 452099 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 155 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000343 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 82, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 149, Miss = 104, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 210, Miss = 142, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 154, Miss = 112, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 227, Miss = 166, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 207, Miss = 138, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 184, Miss = 134, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 197, Miss = 140, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 167, Miss = 120, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 160, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 190, Miss = 140, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 102, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 229, Miss = 159, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 195, Miss = 136, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 108, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 133, Miss = 92, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 177, Miss = 132, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 231, Miss = 163, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 180, Miss = 132, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 209, Miss = 151, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 244, Miss = 175, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 211, Miss = 149, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 218, Miss = 150, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 172, Miss = 127, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 220, Miss = 154, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 164, Miss = 115, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 174, Miss = 121, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 141, Miss = 101, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 170, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 151, Miss = 108, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 189, Miss = 139, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 190, Miss = 130, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5994
L2_total_cache_misses = 4252
L2_total_cache_miss_rate = 0.7094
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 102137
Req_Network_injected_packets_per_cycle =       0.0587 
Req_Network_conflicts_per_cycle =       0.0053
Req_Network_conflicts_per_cycle_util =       0.2559
Req_Bank_Level_Parallism =       2.8408
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 102137
Reply_Network_injected_packets_per_cycle =        0.0587
Reply_Network_conflicts_per_cycle =        0.0045
Reply_Network_conflicts_per_cycle_util =       0.1844
Reply_Bank_Level_Parallism =       2.4082
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 49808 (inst/sec)
gpgpu_simulation_rate = 12767 (cycle/sec)
gpgpu_silicon_slowdown = 88666x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 12
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 9096
gpu_sim_insn = 29388
gpu_ipc =       3.2309
gpu_tot_sim_cycle = 111233
gpu_tot_sim_insn = 427854
gpu_tot_ipc =       3.8465
gpu_tot_issued_cta = 58
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0488
partiton_level_parallism_total  =       0.0579
partiton_level_parallism_util =       2.7239
partiton_level_parallism_util_total  =       2.8324
L2_BW  =       1.7682 GB/Sec
L2_BW_total  =       2.0966 GB/Sec
gpu_total_sim_rate=47539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1224704
gpgpu_n_tot_w_icount = 38272
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 24360
gpgpu_n_l1cache_bkconflict = 754
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:732655	W0_Scoreboard:186825	W1:1682	W2:1508	W3:1508	W4:1508	W5:1508	W6:1508	W7:1508	W8:1508	W9:1508	W10:1508	W11:1508	W12:1508	W13:1508	W14:1508	W15:1508	W16:15420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:38272	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 350 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2654 	57 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3686 	2751 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6317 	114 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163      6163         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162         0      6169         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0      6163         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0      6168         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 30.000000 77.000000 11.000000 14.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 37.000000 36.000000 32.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 65.000000 52.000000 23.000000 41.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 68.000000 59.000000 16.000000 36.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 66.000000 61.000000 21.000000 27.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 58.000000 68.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 58.000000 34.000000 37.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 36.000000 13.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 74.000000 63.000000 32.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 51.000000 57.000000 27.000000 36.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 83.000000 67.000000 28.000000 27.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 96.000000 25.000000 20.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 79.000000 60.000000 27.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 50.000000 49.000000 25.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 38.000000 66.000000 32.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 47.000000 59.000000 32.000000 29.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2752/75 = 36.693333
number of bytes read:
dram[0]:       960      2464       352       448         0        96         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1184      1152      1024      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2080      1664       736      1312        32         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      1888       512      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2112      1952       672       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1856      2176       704       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      1856      1088      1184         0        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2208      1152       416       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2368      2016      1024       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1632      1824       864      1152        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2656      2144       896       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      3072       800       640         0        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2528      1920       864       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1600      1568       800       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1216      2112      1024       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1504      1888      1024       928         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 88064
Bmin_bank_accesses = 0!
chip skew: 6624/4320 = 1.53
number of bytes accessed:
dram[0]:       960      2464       352       448         0        96         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1184      1152      1024      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2080      1664       736      1312        32         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      1888       512      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2112      1952       672       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1856      2176       704       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792      1856      1088      1184         0        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2208      1152       416       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2368      2016      1024       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1632      1824       864      1152        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2656      2144       896       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1664      3072       800       640         0        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2528      1920       864       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1600      1568       800       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1216      2112      1024       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1504      1888      1024       928         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 88064
min_bank_accesses = 0!
chip skew: 6624/4320 = 1.53
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        55        43    none          32    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        18        41        37        37    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        47        37        45    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18        43        38        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        18        45        41        44    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        19        37        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        18        39        38    none          59    none      none      none      none      none      none      none      none      none      none  
dram[7]:         19        18        41        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        18        41        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        38        39        37        23    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        40        44    none          38    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        40        41    none          37    none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        18        42        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        18        38        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        18        38        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        19        33        44    none          16    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509       502         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       505       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508       236       503         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504       238         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       504         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0       502         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       238         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492397 n_act=5 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001096
n_activity=2023 dram_eff=0.2669
bk0: 30a 492487i bk1: 77a 492356i bk2: 11a 492507i bk3: 14a 492508i bk4: 0a 492537i bk5: 3a 492512i bk6: 0a 492535i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492536i bk11: 0a 492536i bk12: 0a 492537i bk13: 0a 492537i bk14: 0a 492537i bk15: 0a 492537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002208
Bank_Level_Parallism_Col = 1.002232
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002232 

BW Util details:
bwutil = 0.001096 
total_CMD = 492537 
util_bw = 540 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 491770 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492397 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 135 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000393879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492390 n_act=5 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001153
n_activity=2165 dram_eff=0.2624
bk0: 37a 492491i bk1: 36a 492475i bk2: 32a 492495i bk3: 35a 492470i bk4: 2a 492509i bk5: 0a 492534i bk6: 0a 492535i bk7: 0a 492535i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492536i bk11: 0a 492536i bk12: 0a 492538i bk13: 0a 492538i bk14: 0a 492539i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964789
Row_Buffer_Locality_read = 0.964789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015707
Bank_Level_Parallism_Col = 1.015915
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015915 

BW Util details:
bwutil = 0.001153 
total_CMD = 492537 
util_bw = 568 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 491779 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492390 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 142 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.49697e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492350 n_act=5 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001478
n_activity=2503 dram_eff=0.2909
bk0: 65a 492455i bk1: 52a 492435i bk2: 23a 492484i bk3: 41a 492459i bk4: 1a 492508i bk5: 0a 492534i bk6: 0a 492534i bk7: 0a 492534i bk8: 0a 492534i bk9: 0a 492535i bk10: 0a 492536i bk11: 0a 492538i bk12: 0a 492538i bk13: 0a 492538i bk14: 0a 492539i bk15: 0a 492540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972527
Row_Buffer_Locality_read = 0.972527
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001894
Bank_Level_Parallism_Col = 1.001912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001912 

BW Util details:
bwutil = 0.001478 
total_CMD = 492537 
util_bw = 728 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 491541 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492350 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 182 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000194909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492351 n_act=5 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00147
n_activity=2683 dram_eff=0.2698
bk0: 68a 492425i bk1: 59a 492463i bk2: 16a 492513i bk3: 36a 492435i bk4: 2a 492513i bk5: 0a 492536i bk6: 0a 492536i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492537i bk14: 0a 492537i bk15: 0a 492537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972376
Row_Buffer_Locality_read = 0.972376
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044177
Bank_Level_Parallism_Col = 1.044625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044625 

BW Util details:
bwutil = 0.001470 
total_CMD = 492537 
util_bw = 724 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 491592 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492351 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 181 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492355 n_act=5 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001437
n_activity=2605 dram_eff=0.2718
bk0: 66a 492425i bk1: 61a 492458i bk2: 21a 492496i bk3: 27a 492487i bk4: 2a 492511i bk5: 0a 492535i bk6: 0a 492535i bk7: 0a 492535i bk8: 0a 492535i bk9: 0a 492536i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492538i bk13: 0a 492538i bk14: 0a 492538i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971751
Row_Buffer_Locality_read = 0.971751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004132
Bank_Level_Parallism_Col = 1.004175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004175 

BW Util details:
bwutil = 0.001437 
total_CMD = 492537 
util_bw = 708 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 491596 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492355 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 177 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000257849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492360 n_act=4 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001405
n_activity=2350 dram_eff=0.2945
bk0: 58a 492461i bk1: 68a 492395i bk2: 22a 492463i bk3: 25a 492485i bk4: 0a 492535i bk5: 0a 492535i bk6: 0a 492535i bk7: 0a 492535i bk8: 0a 492537i bk9: 0a 492537i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492537i bk14: 0a 492538i bk15: 0a 492538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976879
Row_Buffer_Locality_read = 0.976879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001405 
total_CMD = 492537 
util_bw = 692 
Wasted_Col = 240 
Wasted_Row = 0 
Idle = 491605 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492360 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 173 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000381697
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492345 n_act=5 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001519
n_activity=2725 dram_eff=0.2745
bk0: 56a 492453i bk1: 58a 492456i bk2: 34a 492455i bk3: 37a 492476i bk4: 0a 492534i bk5: 2a 492511i bk6: 0a 492534i bk7: 0a 492535i bk8: 0a 492535i bk9: 0a 492536i bk10: 0a 492536i bk11: 0a 492538i bk12: 0a 492538i bk13: 0a 492539i bk14: 0a 492540i bk15: 0a 492540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973262
Row_Buffer_Locality_read = 0.973262
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003876
Bank_Level_Parallism_Col = 1.003914
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003914 

BW Util details:
bwutil = 0.001519 
total_CMD = 492537 
util_bw = 748 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 491548 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492345 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 187 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000380 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339061
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492395 n_act=4 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001121
n_activity=2136 dram_eff=0.2584
bk0: 69a 492405i bk1: 36a 492485i bk2: 13a 492507i bk3: 20a 492494i bk4: 0a 492534i bk5: 0a 492535i bk6: 0a 492536i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492537i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492538i bk14: 0a 492539i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001121 
total_CMD = 492537 
util_bw = 552 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 491793 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492395 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 138 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000255818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492337 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001592
n_activity=2801 dram_eff=0.2799
bk0: 74a 492401i bk1: 63a 492429i bk2: 32a 492473i bk3: 27a 492487i bk4: 0a 492535i bk5: 0a 492536i bk6: 0a 492536i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492537i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492537i bk14: 0a 492537i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001802
Bank_Level_Parallism_Col = 1.001815
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001815 

BW Util details:
bwutil = 0.001592 
total_CMD = 492537 
util_bw = 784 
Wasted_Col = 243 
Wasted_Row = 0 
Idle = 491510 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492337 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178667
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492357 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=2515 dram_eff=0.2767
bk0: 51a 492485i bk1: 57a 492423i bk2: 27a 492478i bk3: 36a 492449i bk4: 2a 492509i bk5: 1a 492510i bk6: 0a 492535i bk7: 0a 492535i bk8: 0a 492535i bk9: 0a 492535i bk10: 0a 492536i bk11: 0a 492536i bk12: 0a 492536i bk13: 0a 492537i bk14: 0a 492538i bk15: 0a 492540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014953
Bank_Level_Parallism_Col = 1.015123
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015123 

BW Util details:
bwutil = 0.001413 
total_CMD = 492537 
util_bw = 696 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 491578 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492357 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170546
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492325 n_act=5 n_pre=0 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001681
n_activity=2765 dram_eff=0.2995
bk0: 83a 492379i bk1: 67a 492416i bk2: 28a 492456i bk3: 27a 492493i bk4: 0a 492534i bk5: 2a 492508i bk6: 0a 492534i bk7: 0a 492535i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492539i bk13: 0a 492539i bk14: 0a 492539i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975845
Row_Buffer_Locality_read = 0.975845
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007899
Bank_Level_Parallism_Col = 1.007962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007962 

BW Util details:
bwutil = 0.001681 
total_CMD = 492537 
util_bw = 828 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 491431 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492325 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 207 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000408091
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492337 n_act=5 n_pre=0 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001584
n_activity=2922 dram_eff=0.2669
bk0: 52a 492484i bk1: 96a 492411i bk2: 25a 492446i bk3: 20a 492494i bk4: 0a 492536i bk5: 2a 492510i bk6: 0a 492535i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492536i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492538i bk14: 0a 492538i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001876
Bank_Level_Parallism_Col = 1.001894
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001894 

BW Util details:
bwutil = 0.001584 
total_CMD = 492537 
util_bw = 780 
Wasted_Col = 264 
Wasted_Row = 0 
Idle = 491493 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492337 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 195 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026394
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492348 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001502
n_activity=2707 dram_eff=0.2734
bk0: 79a 492442i bk1: 60a 492436i bk2: 27a 492497i bk3: 19a 492487i bk4: 0a 492535i bk5: 0a 492535i bk6: 0a 492536i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492537i bk14: 0a 492539i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002123
Bank_Level_Parallism_Col = 1.002141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002141 

BW Util details:
bwutil = 0.001502 
total_CMD = 492537 
util_bw = 740 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 491576 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492348 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000376 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000105576
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492386 n_act=4 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=2247 dram_eff=0.2617
bk0: 50a 492450i bk1: 49a 492485i bk2: 25a 492470i bk3: 23a 492488i bk4: 0a 492536i bk5: 0a 492536i bk6: 0a 492537i bk7: 0a 492537i bk8: 0a 492537i bk9: 0a 492537i bk10: 0a 492537i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492537i bk14: 0a 492537i bk15: 0a 492537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972789
Row_Buffer_Locality_read = 0.972789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001194 
total_CMD = 492537 
util_bw = 588 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 491750 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492386 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 147 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013197
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492368 n_act=4 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00134
n_activity=2383 dram_eff=0.277
bk0: 38a 492469i bk1: 66a 492448i bk2: 32a 492474i bk3: 29a 492465i bk4: 0a 492535i bk5: 0a 492535i bk6: 0a 492535i bk7: 0a 492536i bk8: 0a 492536i bk9: 0a 492536i bk10: 0a 492536i bk11: 0a 492537i bk12: 0a 492537i bk13: 0a 492539i bk14: 0a 492539i bk15: 0a 492539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975758
Row_Buffer_Locality_read = 0.975758
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001340 
total_CMD = 492537 
util_bw = 660 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 491653 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492368 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 165 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000259879
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=492537 n_nop=492364 n_act=5 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001364
n_activity=2183 dram_eff=0.3078
bk0: 47a 492461i bk1: 59a 492443i bk2: 32a 492454i bk3: 29a 492460i bk4: 0a 492537i bk5: 1a 492509i bk6: 0a 492535i bk7: 0a 492535i bk8: 0a 492535i bk9: 0a 492535i bk10: 0a 492536i bk11: 0a 492536i bk12: 0a 492538i bk13: 0a 492538i bk14: 0a 492538i bk15: 0a 492538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970238
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039370
Bank_Level_Parallism_Col = 1.039761
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039761 

BW Util details:
bwutil = 0.001364 
total_CMD = 492537 
util_bw = 672 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 491617 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492537 
n_nop = 492364 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 168 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000341 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131, Miss = 92, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 164, Miss = 115, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 222, Miss = 152, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 170, Miss = 124, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 241, Miss = 176, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 217, Miss = 143, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 197, Miss = 142, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 215, Miss = 150, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 178, Miss = 127, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 231, Miss = 169, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 150, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 161, Miss = 109, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 251, Miss = 173, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 219, Miss = 154, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 173, Miss = 115, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 142, Miss = 95, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 194, Miss = 144, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 250, Miss = 176, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 202, Miss = 148, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 161, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 252, Miss = 177, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 159, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 231, Miss = 160, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 181, Miss = 132, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 233, Miss = 160, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 168, Miss = 118, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 131, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 152, Miss = 107, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 250, Miss = 177, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 157, Miss = 112, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 210, Miss = 155, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 198, Miss = 135, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6438
L2_total_cache_misses = 4538
L2_total_cache_miss_rate = 0.7049
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 111233
Req_Network_injected_packets_per_cycle =       0.0579 
Req_Network_conflicts_per_cycle =       0.0051
Req_Network_conflicts_per_cycle_util =       0.2503
Req_Bank_Level_Parallism =       2.8324
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 111233
Reply_Network_injected_packets_per_cycle =        0.0579
Reply_Network_conflicts_per_cycle =        0.0042
Reply_Network_conflicts_per_cycle_util =       0.1765
Reply_Bank_Level_Parallism =       2.4076
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 47539 (inst/sec)
gpgpu_simulation_rate = 12359 (cycle/sec)
gpgpu_silicon_slowdown = 91593x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 13
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 9099
gpu_sim_insn = 22041
gpu_ipc =       2.4224
gpu_tot_sim_cycle = 120332
gpu_tot_sim_insn = 449895
gpu_tot_ipc =       3.7388
gpu_tot_issued_cta = 61
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0366
partiton_level_parallism_total  =       0.0563
partiton_level_parallism_util =       1.9588
partiton_level_parallism_util_total  =       2.7716
L2_BW  =       1.3257 GB/Sec
L2_BW_total  =       2.0383 GB/Sec
gpu_total_sim_rate=49988

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1287872
gpgpu_n_tot_w_icount = 40246
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 25620
gpgpu_n_l1cache_bkconflict = 793
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:269	W0_Idle:770242	W0_Scoreboard:196392	W1:1769	W2:1586	W3:1586	W4:1586	W5:1586	W6:1586	W7:1586	W8:1586	W9:1586	W10:1586	W11:1586	W12:1586	W13:1586	W14:1586	W15:1586	W16:16212	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:40246	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 348 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2780 	57 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3893 	2877 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6641 	123 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163      6163         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162      6166      6169         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0      6163         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0      6168         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164      6167         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 77.000000 17.000000 14.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 46.000000 36.000000 35.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 71.000000 52.000000 26.000000 41.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 75.000000 59.000000 16.000000 36.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 71.000000 61.000000 22.000000 27.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 66.000000 68.000000 22.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 63.000000 58.000000 38.000000 37.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 71.000000 36.000000 15.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 76.000000 64.000000 39.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 57.000000 29.000000 36.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 89.000000 67.000000 29.000000 27.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 59.000000 96.000000 26.000000 21.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 83.000000 60.000000 28.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 52.000000 49.000000 26.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 66.000000 36.000000 29.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 52.000000 59.000000 37.000000 29.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2878/77 = 37.376625
number of bytes read:
dram[0]:      1024      2464       544       448         0        96         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1472      1152      1120      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2272      1664       832      1312        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2400      1888       512      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2272      1952       704       864        96         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2112      2176       704       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2016      1856      1216      1184        32        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2272      1152       480       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2432      2048      1248       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1824       928      1152        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2848      2144       928       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1888      3072       832       672         0        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2656      1920       896       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1568       832       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      2112      1152       928        32         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1664      1888      1184       928         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 92096
Bmin_bank_accesses = 0!
chip skew: 6848/4544 = 1.51
number of bytes accessed:
dram[0]:      1024      2464       544       448         0        96         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1472      1152      1120      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2272      1664       832      1312        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2400      1888       512      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2272      1952       704       864        96         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2112      2176       704       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2016      1856      1216      1184        32        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2272      1152       480       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2432      2048      1248       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1824       928      1152        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2848      2144       928       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1888      3072       832       672         0        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2656      1920       896       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1568       832       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      2112      1152       928        32         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1664      1888      1184       928         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 92096
min_bank_accesses = 0!
chip skew: 6848/4544 = 1.51
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        49        43    none          32    none      none      none      none      none      none      none      none      none      none  
dram[1]:         18        18        42        37        37    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        46        37        38    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18        44        38        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         18        18        44        41        42    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        19        37        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        18        39        38        52        59    none      none      none      none      none      none      none      none      none      none  
dram[7]:         19        18        40        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        18        41        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        39        39        37        23    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        40        44    none          38    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        40        40    none          41    none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        18        42        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        18        38        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        18        38        37        96    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        19        33        44    none          16    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509       502         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       505       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508       503       503         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504       238         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       504       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       504         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0       502         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       503         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532679 n_act=5 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=2135 dram_eff=0.2679
bk0: 32a 532775i bk1: 77a 532646i bk2: 17a 532796i bk3: 14a 532798i bk4: 0a 532827i bk5: 3a 532802i bk6: 0a 532825i bk7: 0a 532826i bk8: 0a 532826i bk9: 0a 532826i bk10: 0a 532826i bk11: 0a 532826i bk12: 0a 532827i bk13: 0a 532827i bk14: 0a 532827i bk15: 0a 532827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965035
Row_Buffer_Locality_read = 0.965035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002155
Bank_Level_Parallism_Col = 1.002179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002179 

BW Util details:
bwutil = 0.001074 
total_CMD = 532827 
util_bw = 572 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 532025 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532679 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 143 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000364096
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532668 n_act=5 n_pre=0 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001156
n_activity=2318 dram_eff=0.2657
bk0: 46a 532775i bk1: 36a 532765i bk2: 35a 532781i bk3: 35a 532760i bk4: 2a 532799i bk5: 0a 532824i bk6: 0a 532825i bk7: 0a 532825i bk8: 0a 532826i bk9: 0a 532826i bk10: 0a 532826i bk11: 0a 532826i bk12: 0a 532828i bk13: 0a 532828i bk14: 0a 532829i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967532
Row_Buffer_Locality_read = 0.967532
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014851
Bank_Level_Parallism_Col = 1.015038
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015038 

BW Util details:
bwutil = 0.001156 
total_CMD = 532827 
util_bw = 616 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 532012 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532668 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 154 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.0057e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532630 n_act=5 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001441
n_activity=2652 dram_eff=0.2896
bk0: 71a 532741i bk1: 52a 532725i bk2: 26a 532773i bk3: 41a 532749i bk4: 2a 532798i bk5: 0a 532824i bk6: 0a 532824i bk7: 0a 532824i bk8: 0a 532824i bk9: 0a 532825i bk10: 0a 532826i bk11: 0a 532828i bk12: 0a 532828i bk13: 0a 532828i bk14: 0a 532829i bk15: 0a 532830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973958
Row_Buffer_Locality_read = 0.973958
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001842
Bank_Level_Parallism_Col = 1.001859
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001859 

BW Util details:
bwutil = 0.001441 
total_CMD = 532827 
util_bw = 768 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 531786 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532630 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 192 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000180171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532634 n_act=5 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001411
n_activity=2789 dram_eff=0.2696
bk0: 75a 532709i bk1: 59a 532753i bk2: 16a 532803i bk3: 36a 532725i bk4: 2a 532803i bk5: 0a 532826i bk6: 0a 532826i bk7: 0a 532826i bk8: 0a 532826i bk9: 0a 532826i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532827i bk14: 0a 532827i bk15: 0a 532827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973404
Row_Buffer_Locality_read = 0.973404
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043053
Bank_Level_Parallism_Col = 1.043478
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043478 

BW Util details:
bwutil = 0.001411 
total_CMD = 532827 
util_bw = 752 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 531848 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532634 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 188 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00015765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532638 n_act=5 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001381
n_activity=2727 dram_eff=0.2699
bk0: 71a 532712i bk1: 61a 532748i bk2: 22a 532786i bk3: 27a 532777i bk4: 3a 532801i bk5: 0a 532825i bk6: 0a 532825i bk7: 0a 532825i bk8: 0a 532825i bk9: 0a 532826i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532828i bk13: 0a 532828i bk14: 0a 532828i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972826
Row_Buffer_Locality_read = 0.972826
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004049
Bank_Level_Parallism_Col = 1.004090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004090 

BW Util details:
bwutil = 0.001381 
total_CMD = 532827 
util_bw = 736 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 531855 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532638 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 184 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000238351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532642 n_act=4 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001359
n_activity=2462 dram_eff=0.2941
bk0: 66a 532746i bk1: 68a 532685i bk2: 22a 532753i bk3: 25a 532775i bk4: 0a 532825i bk5: 0a 532825i bk6: 0a 532825i bk7: 0a 532825i bk8: 0a 532827i bk9: 0a 532827i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532827i bk14: 0a 532828i bk15: 0a 532828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977901
Row_Buffer_Locality_read = 0.977901
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001359 
total_CMD = 532827 
util_bw = 724 
Wasted_Col = 245 
Wasted_Row = 0 
Idle = 531858 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532642 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 181 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000352835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532622 n_act=6 n_pre=0 n_ref_event=0 n_req=199 n_rd=199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001494
n_activity=2944 dram_eff=0.2704
bk0: 63a 532739i bk1: 58a 532746i bk2: 38a 532745i bk3: 37a 532766i bk4: 1a 532800i bk5: 2a 532801i bk6: 0a 532824i bk7: 0a 532825i bk8: 0a 532825i bk9: 0a 532826i bk10: 0a 532826i bk11: 0a 532828i bk12: 0a 532828i bk13: 0a 532829i bk14: 0a 532830i bk15: 0a 532830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969849
Row_Buffer_Locality_read = 0.969849
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003597
Bank_Level_Parallism_Col = 1.003636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003636 

BW Util details:
bwutil = 0.001494 
total_CMD = 532827 
util_bw = 796 
Wasted_Col = 269 
Wasted_Row = 0 
Idle = 531762 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532622 
Read = 199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 199 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000373 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000313423
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532681 n_act=4 n_pre=0 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=2208 dram_eff=0.2572
bk0: 71a 532694i bk1: 36a 532775i bk2: 15a 532797i bk3: 20a 532784i bk4: 0a 532824i bk5: 0a 532825i bk6: 0a 532826i bk7: 0a 532826i bk8: 0a 532826i bk9: 0a 532827i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532828i bk14: 0a 532829i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 532827 
util_bw = 568 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 532066 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532681 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 142 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000236475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532617 n_act=4 n_pre=0 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001546
n_activity=2938 dram_eff=0.2805
bk0: 76a 532691i bk1: 64a 532719i bk2: 39a 532760i bk3: 27a 532777i bk4: 0a 532825i bk5: 0a 532826i bk6: 0a 532826i bk7: 0a 532826i bk8: 0a 532826i bk9: 0a 532827i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532827i bk14: 0a 532827i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001761
Bank_Level_Parallism_Col = 1.001773
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001773 

BW Util details:
bwutil = 0.001546 
total_CMD = 532827 
util_bw = 824 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 531757 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532617 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 206 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000165157
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532640 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001359
n_activity=2645 dram_eff=0.2737
bk0: 56a 532773i bk1: 57a 532713i bk2: 29a 532768i bk3: 36a 532739i bk4: 2a 532799i bk5: 1a 532800i bk6: 0a 532825i bk7: 0a 532825i bk8: 0a 532825i bk9: 0a 532825i bk10: 0a 532826i bk11: 0a 532826i bk12: 0a 532826i bk13: 0a 532827i bk14: 0a 532828i bk15: 0a 532830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014706
Bank_Level_Parallism_Col = 1.014870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014870 

BW Util details:
bwutil = 0.001359 
total_CMD = 532827 
util_bw = 724 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 531838 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532640 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00015765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532608 n_act=5 n_pre=0 n_ref_event=0 n_req=214 n_rd=214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001607
n_activity=2855 dram_eff=0.2998
bk0: 89a 532658i bk1: 67a 532706i bk2: 29a 532746i bk3: 27a 532783i bk4: 0a 532824i bk5: 2a 532798i bk6: 0a 532824i bk7: 0a 532825i bk8: 0a 532826i bk9: 0a 532826i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532829i bk13: 0a 532829i bk14: 0a 532829i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976636
Row_Buffer_Locality_read = 0.976636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007681
Bank_Level_Parallism_Col = 1.007740
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007740 

BW Util details:
bwutil = 0.001607 
total_CMD = 532827 
util_bw = 856 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 531686 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532608 
Read = 214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 214 
total_req = 214 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 214 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000377233
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532618 n_act=5 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001531
n_activity=3072 dram_eff=0.2656
bk0: 59a 532770i bk1: 96a 532701i bk2: 26a 532736i bk3: 21a 532784i bk4: 0a 532826i bk5: 2a 532800i bk6: 0a 532825i bk7: 0a 532826i bk8: 0a 532826i bk9: 0a 532826i bk10: 0a 532826i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532828i bk14: 0a 532828i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.975490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001832
Bank_Level_Parallism_Col = 1.001848
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001848 

BW Util details:
bwutil = 0.001531 
total_CMD = 532827 
util_bw = 816 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 531743 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532618 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000243982
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532633 n_act=4 n_pre=0 n_ref_event=0 n_req=190 n_rd=190 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001426
n_activity=2785 dram_eff=0.2729
bk0: 83a 532728i bk1: 60a 532726i bk2: 28a 532787i bk3: 19a 532777i bk4: 0a 532825i bk5: 0a 532825i bk6: 0a 532826i bk7: 0a 532826i bk8: 0a 532826i bk9: 0a 532826i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532827i bk14: 0a 532829i bk15: 0a 532829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002083
Bank_Level_Parallism_Col = 1.002101
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002101 

BW Util details:
bwutil = 0.001426 
total_CMD = 532827 
util_bw = 760 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 531842 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532633 
Read = 190 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 190 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000357 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.75927e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532673 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001126
n_activity=2297 dram_eff=0.2612
bk0: 52a 532738i bk1: 49a 532775i bk2: 26a 532760i bk3: 23a 532778i bk4: 0a 532826i bk5: 0a 532826i bk6: 0a 532827i bk7: 0a 532827i bk8: 0a 532827i bk9: 0a 532827i bk10: 0a 532827i bk11: 0a 532827i bk12: 0a 532827i bk13: 0a 532827i bk14: 0a 532827i bk15: 0a 532827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001126 
total_CMD = 532827 
util_bw = 600 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 532026 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532673 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121991
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532650 n_act=5 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001291
n_activity=2511 dram_eff=0.274
bk0: 40a 532758i bk1: 66a 532739i bk2: 36a 532763i bk3: 29a 532756i bk4: 1a 532801i bk5: 0a 532824i bk6: 0a 532824i bk7: 0a 532825i bk8: 0a 532825i bk9: 0a 532825i bk10: 0a 532825i bk11: 0a 532826i bk12: 0a 532827i bk13: 0a 532829i bk14: 0a 532830i bk15: 0a 532830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970930
Row_Buffer_Locality_read = 0.970930
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001291 
total_CMD = 532827 
util_bw = 688 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 531887 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532650 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 172 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000240228
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=532827 n_nop=532644 n_act=5 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001336
n_activity=2334 dram_eff=0.3051
bk0: 52a 532749i bk1: 59a 532733i bk2: 37a 532742i bk3: 29a 532750i bk4: 0a 532827i bk5: 1a 532799i bk6: 0a 532825i bk7: 0a 532825i bk8: 0a 532825i bk9: 0a 532825i bk10: 0a 532826i bk11: 0a 532826i bk12: 0a 532828i bk13: 0a 532828i bk14: 0a 532828i bk15: 0a 532828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971910
Row_Buffer_Locality_read = 0.971910
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038314
Bank_Level_Parallism_Col = 1.038685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038685 

BW Util details:
bwutil = 0.001336 
total_CMD = 532827 
util_bw = 712 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 531863 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 532827 
n_nop = 532644 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 178 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000334 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000108853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149, Miss = 103, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 175, Miss = 123, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 164, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 186, Miss = 134, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 253, Miss = 185, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 228, Miss = 150, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 206, Miss = 148, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 221, Miss = 151, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 182, Miss = 129, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 244, Miss = 177, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 211, Miss = 152, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 169, Miss = 115, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 260, Miss = 178, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 244, Miss = 170, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 187, Miss = 124, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 142, Miss = 95, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 215, Miss = 157, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 266, Miss = 185, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 215, Miss = 155, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 233, Miss = 165, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 252, Miss = 177, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 237, Miss = 168, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 243, Miss = 168, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 187, Miss = 136, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 237, Miss = 162, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 174, Miss = 122, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 201, Miss = 135, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 152, Miss = 107, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 260, Miss = 183, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 168, Miss = 120, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 231, Miss = 169, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 203, Miss = 139, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6771
L2_total_cache_misses = 4746
L2_total_cache_miss_rate = 0.7009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 120332
Req_Network_injected_packets_per_cycle =       0.0563 
Req_Network_conflicts_per_cycle =       0.0048
Req_Network_conflicts_per_cycle_util =       0.2370
Req_Bank_Level_Parallism =       2.7716
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 120332
Reply_Network_injected_packets_per_cycle =        0.0563
Reply_Network_conflicts_per_cycle =        0.0042
Reply_Network_conflicts_per_cycle_util =       0.1759
Reply_Bank_Level_Parallism =       2.3683
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 49988 (inst/sec)
gpgpu_simulation_rate = 13370 (cycle/sec)
gpgpu_silicon_slowdown = 84667x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 9094
gpu_sim_insn = 14694
gpu_ipc =       1.6158
gpu_tot_sim_cycle = 129426
gpu_tot_sim_insn = 464589
gpu_tot_ipc =       3.5896
gpu_tot_issued_cta = 63
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.0540
partiton_level_parallism_util =       1.9304
partiton_level_parallism_util_total  =       2.7338
L2_BW  =       0.8843 GB/Sec
L2_BW_total  =       1.9572 GB/Sec
gpu_total_sim_rate=46458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1329984
gpgpu_n_tot_w_icount = 41562
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 26460
gpgpu_n_l1cache_bkconflict = 819
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279	W0_Idle:795288	W0_Scoreboard:202766	W1:1827	W2:1638	W3:1638	W4:1638	W5:1638	W6:1638	W7:1638	W8:1638	W9:1638	W10:1638	W11:1638	W12:1638	W13:1638	W14:1638	W15:1638	W16:16740	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:41562	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 347 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2860 	57 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4035 	2957 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6861 	125 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163      6163         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162      6166      6169         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0      6163         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0      6168         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164      6167         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 85.000000 22.000000 14.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 48.000000 36.000000 37.000000 36.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 72.000000 52.000000 28.000000 41.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 76.000000 60.000000 16.000000 36.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 72.000000 63.000000 22.000000 27.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 68.000000 68.000000 22.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 61.000000 41.000000 37.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 72.000000 36.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 76.000000 67.000000 42.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 59.000000 29.000000 36.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 92.000000 68.000000 30.000000 27.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 60.000000 100.000000 27.000000 23.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 84.000000 63.000000 28.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 52.000000 51.000000 26.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 70.000000 38.000000 29.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 52.000000 60.000000 40.000000 29.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2958/77 = 38.415585
number of bytes read:
dram[0]:      1024      2720       704       448         0        96         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      1152      1184      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      1664       896      1312        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1920       512      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      2016       704       864       128         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      2176       704       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      1952      1312      1184        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1152       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2432      2144      1344       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1888       928      1152        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2944      2176       960       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1920      3200       864       736         0        96         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2016       896       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1632       832       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      2240      1216       928        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1664      1920      1280       928         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 94656
Bmin_bank_accesses = 0!
chip skew: 7008/4608 = 1.52
number of bytes accessed:
dram[0]:      1024      2720       704       448         0        96         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      1152      1184      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      1664       896      1312        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1920       512      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      2016       704       864       128         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      2176       704       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      1952      1312      1184        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1152       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2432      2144      1344       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1888       928      1152        64        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2944      2176       960       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1920      3200       864       736         0        96         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2016       896       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1632       832       736         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      2240      1216       928        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1664      1920      1280       928         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 94656
min_bank_accesses = 0!
chip skew: 7008/4608 = 1.52
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        44        43    none          37    none      none      none      none      none      none      none      none      none      none  
dram[1]:         19        18        41        38        37    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        45        38        38    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         19        18        44        38        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         18        18        44        42        37    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        19        37        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        18        38        39        37        59    none      none      none      none      none      none      none      none      none      none  
dram[7]:         19        18        39        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        18        40        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        39        40        37        37    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        40        44    none          38    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        39        38    none          40    none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        18        42        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        18        39        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        18        37        38        59    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        19        33        45    none          30    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509       502         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       505       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508       503       503         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504       238         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       504       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       504         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0       502         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       503       238         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572934 n_act=5 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001089
n_activity=2343 dram_eff=0.2663
bk0: 32a 573043i bk1: 85a 572909i bk2: 22a 573064i bk3: 14a 573066i bk4: 0a 573095i bk5: 3a 573070i bk6: 0a 573093i bk7: 0a 573094i bk8: 0a 573094i bk9: 0a 573094i bk10: 0a 573094i bk11: 0a 573094i bk12: 0a 573095i bk13: 0a 573095i bk14: 0a 573095i bk15: 0a 573095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967949
Row_Buffer_Locality_read = 0.967949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002075
Bank_Level_Parallism_Col = 1.002096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002096 

BW Util details:
bwutil = 0.001089 
total_CMD = 573095 
util_bw = 624 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 572236 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572934 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 156 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000338513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572931 n_act=5 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=2408 dram_eff=0.2641
bk0: 48a 573043i bk1: 36a 573033i bk2: 37a 573047i bk3: 36a 573028i bk4: 2a 573067i bk5: 0a 573092i bk6: 0a 573093i bk7: 0a 573093i bk8: 0a 573094i bk9: 0a 573094i bk10: 0a 573094i bk11: 0a 573094i bk12: 0a 573096i bk13: 0a 573096i bk14: 0a 573097i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968553
Row_Buffer_Locality_read = 0.968553
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014598
Bank_Level_Parallism_Col = 1.014778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014778 

BW Util details:
bwutil = 0.001110 
total_CMD = 573095 
util_bw = 636 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 572258 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572931 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 159 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.58372e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572895 n_act=5 n_pre=0 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001361
n_activity=2702 dram_eff=0.2887
bk0: 72a 573009i bk1: 52a 572993i bk2: 28a 573039i bk3: 41a 573017i bk4: 2a 573066i bk5: 0a 573092i bk6: 0a 573092i bk7: 0a 573092i bk8: 0a 573092i bk9: 0a 573093i bk10: 0a 573094i bk11: 0a 573096i bk12: 0a 573096i bk13: 0a 573096i bk14: 0a 573097i bk15: 0a 573098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001825
Bank_Level_Parallism_Col = 1.001842
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001842 

BW Util details:
bwutil = 0.001361 
total_CMD = 573095 
util_bw = 780 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 572040 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572895 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 195 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000167511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572900 n_act=5 n_pre=0 n_ref_event=0 n_req=190 n_rd=190 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001326
n_activity=2833 dram_eff=0.2683
bk0: 76a 572977i bk1: 60a 573021i bk2: 16a 573071i bk3: 36a 572993i bk4: 2a 573071i bk5: 0a 573094i bk6: 0a 573094i bk7: 0a 573094i bk8: 0a 573094i bk9: 0a 573094i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573095i bk14: 0a 573095i bk15: 0a 573095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042885
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.001326 
total_CMD = 573095 
util_bw = 760 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 572108 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572900 
Read = 190 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 190 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572902 n_act=5 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001312
n_activity=2799 dram_eff=0.2687
bk0: 72a 572980i bk1: 63a 573014i bk2: 22a 573054i bk3: 27a 573045i bk4: 4a 573069i bk5: 0a 573093i bk6: 0a 573093i bk7: 0a 573093i bk8: 0a 573093i bk9: 0a 573094i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573096i bk13: 0a 573096i bk14: 0a 573096i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973404
Row_Buffer_Locality_read = 0.973404
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004000
Bank_Level_Parallism_Col = 1.004040
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004040 

BW Util details:
bwutil = 0.001312 
total_CMD = 573095 
util_bw = 752 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 572105 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572902 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 188 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572906 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001291
n_activity=2534 dram_eff=0.292
bk0: 68a 573014i bk1: 68a 572953i bk2: 22a 573021i bk3: 27a 573042i bk4: 0a 573093i bk5: 0a 573093i bk6: 0a 573093i bk7: 0a 573093i bk8: 0a 573095i bk9: 0a 573095i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573095i bk14: 0a 573096i bk15: 0a 573096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001291 
total_CMD = 573095 
util_bw = 740 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 572109 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572906 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000328043
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572882 n_act=6 n_pre=0 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001445
n_activity=3081 dram_eff=0.2687
bk0: 64a 573007i bk1: 61a 573012i bk2: 41a 573013i bk3: 37a 573034i bk4: 2a 573068i bk5: 2a 573069i bk6: 0a 573092i bk7: 0a 573093i bk8: 0a 573093i bk9: 0a 573094i bk10: 0a 573094i bk11: 0a 573096i bk12: 0a 573096i bk13: 0a 573097i bk14: 0a 573098i bk15: 0a 573098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003534
Bank_Level_Parallism_Col = 1.003571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003571 

BW Util details:
bwutil = 0.001445 
total_CMD = 573095 
util_bw = 828 
Wasted_Col = 271 
Wasted_Row = 0 
Idle = 571996 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572882 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 207 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000361 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572947 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001005
n_activity=2252 dram_eff=0.2558
bk0: 72a 572962i bk1: 36a 573043i bk2: 16a 573065i bk3: 20a 573052i bk4: 0a 573092i bk5: 0a 573093i bk6: 0a 573094i bk7: 0a 573094i bk8: 0a 573094i bk9: 0a 573095i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573096i bk14: 0a 573097i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001005 
total_CMD = 573095 
util_bw = 576 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 572326 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572947 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000219859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572879 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00148
n_activity=3050 dram_eff=0.278
bk0: 76a 572959i bk1: 67a 572985i bk2: 42a 573028i bk3: 27a 573045i bk4: 0a 573093i bk5: 0a 573094i bk6: 0a 573094i bk7: 0a 573094i bk8: 0a 573094i bk9: 0a 573095i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573095i bk14: 0a 573095i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001736
Bank_Level_Parallism_Col = 1.001748
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001748 

BW Util details:
bwutil = 0.001480 
total_CMD = 573095 
util_bw = 848 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 571999 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572879 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000153552
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572906 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001277
n_activity=2689 dram_eff=0.2722
bk0: 56a 573041i bk1: 59a 572981i bk2: 29a 573036i bk3: 36a 573007i bk4: 2a 573067i bk5: 1a 573068i bk6: 0a 573093i bk7: 0a 573093i bk8: 0a 573093i bk9: 0a 573093i bk10: 0a 573094i bk11: 0a 573094i bk12: 0a 573094i bk13: 0a 573095i bk14: 0a 573096i bk15: 0a 573098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014652
Bank_Level_Parallism_Col = 1.014815
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014815 

BW Util details:
bwutil = 0.001277 
total_CMD = 573095 
util_bw = 732 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 572098 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572906 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572871 n_act=5 n_pre=0 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001529
n_activity=2951 dram_eff=0.2968
bk0: 92a 572926i bk1: 68a 572974i bk2: 30a 573014i bk3: 27a 573051i bk4: 0a 573092i bk5: 2a 573066i bk6: 0a 573092i bk7: 0a 573093i bk8: 0a 573094i bk9: 0a 573094i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573097i bk13: 0a 573097i bk14: 0a 573097i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977169
Row_Buffer_Locality_read = 0.977169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007622
Bank_Level_Parallism_Col = 1.007681
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007681 

BW Util details:
bwutil = 0.001529 
total_CMD = 573095 
util_bw = 876 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 571934 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572871 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 219 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000350727
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572877 n_act=5 n_pre=0 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001487
n_activity=3222 dram_eff=0.2644
bk0: 60a 573038i bk1: 100a 572965i bk2: 27a 573004i bk3: 23a 573050i bk4: 0a 573094i bk5: 3a 573068i bk6: 0a 573093i bk7: 0a 573094i bk8: 0a 573094i bk9: 0a 573094i bk10: 0a 573094i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573096i bk14: 0a 573096i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976526
Row_Buffer_Locality_read = 0.976526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001783
Bank_Level_Parallism_Col = 1.001799
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001799 

BW Util details:
bwutil = 0.001487 
total_CMD = 573095 
util_bw = 852 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 571969 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572877 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 213 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000372 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226838
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572897 n_act=4 n_pre=0 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=2851 dram_eff=0.2722
bk0: 84a 572996i bk1: 63a 572992i bk2: 28a 573055i bk3: 19a 573045i bk4: 0a 573093i bk5: 0a 573093i bk6: 0a 573094i bk7: 0a 573094i bk8: 0a 573094i bk9: 0a 573094i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573095i bk14: 0a 573097i bk15: 0a 573097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002058
Bank_Level_Parallism_Col = 1.002075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002075 

BW Util details:
bwutil = 0.001354 
total_CMD = 573095 
util_bw = 776 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 572092 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572897 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 194 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.07354e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572939 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001061
n_activity=2341 dram_eff=0.2597
bk0: 52a 573006i bk1: 51a 573043i bk2: 26a 573028i bk3: 23a 573046i bk4: 0a 573094i bk5: 0a 573094i bk6: 0a 573095i bk7: 0a 573095i bk8: 0a 573095i bk9: 0a 573095i bk10: 0a 573095i bk11: 0a 573095i bk12: 0a 573095i bk13: 0a 573095i bk14: 0a 573095i bk15: 0a 573095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001061 
total_CMD = 573095 
util_bw = 608 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 572286 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572939 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113419
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572911 n_act=5 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001249
n_activity=2640 dram_eff=0.2712
bk0: 40a 573026i bk1: 70a 573006i bk2: 38a 573031i bk3: 29a 573024i bk4: 2a 573069i bk5: 0a 573092i bk6: 0a 573092i bk7: 0a 573093i bk8: 0a 573093i bk9: 0a 573093i bk10: 0a 573093i bk11: 0a 573094i bk12: 0a 573095i bk13: 0a 573097i bk14: 0a 573098i bk15: 0a 573098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972067
Row_Buffer_Locality_read = 0.972067
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001249 
total_CMD = 573095 
util_bw = 716 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 572126 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572911 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 179 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223349
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=573095 n_nop=572908 n_act=5 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00127
n_activity=2401 dram_eff=0.3032
bk0: 52a 573017i bk1: 60a 573001i bk2: 40a 573010i bk3: 29a 573018i bk4: 0a 573095i bk5: 1a 573067i bk6: 0a 573093i bk7: 0a 573093i bk8: 0a 573093i bk9: 0a 573093i bk10: 0a 573094i bk11: 0a 573094i bk12: 0a 573096i bk13: 0a 573096i bk14: 0a 573096i bk15: 0a 573096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972527
Row_Buffer_Locality_read = 0.972527
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038023
Bank_Level_Parallism_Col = 1.038388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038388 

BW Util details:
bwutil = 0.001270 
total_CMD = 573095 
util_bw = 728 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 572115 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 573095 
n_nop = 572908 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 182 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000318 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 163, Miss = 112, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 188, Miss = 131, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 249, Miss = 168, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 199, Miss = 140, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 260, Miss = 190, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 234, Miss = 154, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 210, Miss = 149, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 226, Miss = 155, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 184, Miss = 129, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 252, Miss = 182, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 217, Miss = 155, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 175, Miss = 119, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 264, Miss = 181, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 258, Miss = 179, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 126, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 142, Miss = 95, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 227, Miss = 164, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 271, Miss = 188, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 219, Miss = 159, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 235, Miss = 166, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 252, Miss = 177, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 248, Miss = 174, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 248, Miss = 170, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 200, Miss = 145, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 164, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 182, Miss = 126, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 206, Miss = 136, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 154, Miss = 109, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 267, Miss = 189, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 180, Miss = 127, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 244, Miss = 176, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 207, Miss = 141, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6993
L2_total_cache_misses = 4876
L2_total_cache_miss_rate = 0.6973
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 129426
Req_Network_injected_packets_per_cycle =       0.0540 
Req_Network_conflicts_per_cycle =       0.0045
Req_Network_conflicts_per_cycle_util =       0.2279
Req_Bank_Level_Parallism =       2.7338
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 129426
Reply_Network_injected_packets_per_cycle =        0.0540
Reply_Network_conflicts_per_cycle =        0.0039
Reply_Network_conflicts_per_cycle_util =       0.1710
Reply_Bank_Level_Parallism =       2.3404
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 46458 (inst/sec)
gpgpu_simulation_rate = 12942 (cycle/sec)
gpgpu_silicon_slowdown = 87467x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 15
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 9092
gpu_sim_insn = 7347
gpu_ipc =       0.8081
gpu_tot_sim_cycle = 138518
gpu_tot_sim_insn = 471936
gpu_tot_ipc =       3.4070
gpu_tot_issued_cta = 64
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0122
partiton_level_parallism_total  =       0.0513
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.6617
L2_BW  =       0.4422 GB/Sec
L2_BW_total  =       1.8578 GB/Sec
gpu_total_sim_rate=42903

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1351040
gpgpu_n_tot_w_icount = 42220
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 26880
gpgpu_n_l1cache_bkconflict = 832
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284	W0_Idle:807805	W0_Scoreboard:205951	W1:1856	W2:1664	W3:1664	W4:1664	W5:1664	W6:1664	W7:1664	W8:1664	W9:1664	W10:1664	W11:1664	W12:1664	W13:1664	W14:1664	W15:1664	W16:17004	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42220	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 513 
max_icnt2mem_latency = 54 
maxmrqlatency = 6 
max_icnt2sh_latency = 10 
averagemflatency = 346 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2895 	57 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4111 	2992 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6972 	125 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5618      5583      6167      6166         0      6164         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5613      5633      6163      6164      6172         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5549      5639      6169      6163      6163         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5646      5549      6168      6163      6159         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5555      5633      6162      6160      6171         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5590      5576      6159      6166         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5625      5611      5535      6162      6166      6169         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5633      5618      6162      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5642      5555      6167      6159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5645      5549      6165      6172      6170      6165         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5562      5569      6171      6161         0      6163         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5620      5645      6162      6167         0      6168         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5583      5583      6160      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5639      5576      6160      6162         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5611      5597      6176      6164      6167         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5555      5618      6164      6158         0      6163         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 88.000000 22.000000 14.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 48.000000 36.000000 37.000000 38.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 72.000000 52.000000 28.000000 44.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 76.000000 60.000000 16.000000 38.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 72.000000 64.000000 23.000000 27.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 68.000000 68.000000 22.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 41.000000 37.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 72.000000 36.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 76.000000 68.000000 42.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 60.000000 29.000000 36.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 92.000000 68.000000 30.000000 27.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 60.000000 104.000000 27.000000 24.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 84.000000 64.000000 28.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 52.000000 52.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 72.000000 38.000000 29.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 52.000000 60.000000 40.000000 29.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2993/77 = 38.870129
number of bytes read:
dram[0]:      1024      2816       704       448         0       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      1152      1184      1216        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      1664       896      1408        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1920       512      1216        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      2048       736       864       128         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      2176       704       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      2048      1312      1184        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1152       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2432      2176      1344       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1920       928      1152        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2944      2176       960       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1920      3328       864       768         0       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2048       896       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1664       832       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      2304      1216       928        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1664      1920      1280       928         0        64         0         0         0         0         0         0         0         0         0         0 
total bytes read: 95776
Bmin_bank_accesses = 0!
chip skew: 7008/4608 = 1.52
number of bytes accessed:
dram[0]:      1024      2816       704       448         0       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1536      1152      1184      1216        64         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      1664       896      1408        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1920       512      1216        64         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      2048       736       864       128         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      2176       704       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      2048      1312      1184        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1152       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2432      2176      1344       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1920       928      1152        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2944      2176       960       864         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1920      3328       864       768         0       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:      2688      2048       896       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1664       832       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      2304      1216       928        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1664      1920      1280       928         0        64         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 95776
min_bank_accesses = 0!
chip skew: 7008/4608 = 1.52
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         18        18        44        43    none          37    none      none      none      none      none      none      none      none      none      none  
dram[1]:         19        18        41        39        37    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         18        18        45        38        38    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         19        18        44        38        34    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         18        18        43        42        37    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         18        19        37        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         18        18        38        39        37        59    none      none      none      none      none      none      none      none      none      none  
dram[7]:         19        18        39        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         18        18        40        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         18        18        39        40        37        37    none      none      none      none      none      none      none      none      none      none  
dram[10]:         18        18        40        44    none          38    none      none      none      none      none      none      none      none      none      none  
dram[11]:         18        18        39        38    none          37    none      none      none      none      none      none      none      none      none      none  
dram[12]:         18        18        42        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         18        18        39        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         18        18        37        39        59    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         18        19        33        45    none          34    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       506       504       504         0       509         0         0         0         0         0         0         0         0         0         0
dram[1]:        503       502       504       504       502         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        504       503       503       509       502         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        503       502       505       505       501         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        503       508       502       502       502         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        505       505       504       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504       504       504       508       503       503         0         0         0         0         0         0         0         0         0         0
dram[7]:        504       504       502       504       238         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       502       504       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        501       501       510       503       502       505         0         0         0         0         0         0         0         0         0         0
dram[10]:        504       504       505       502         0       504         0         0         0         0         0         0         0         0         0         0
dram[11]:        504       504       505       506         0       502         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       502       503       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        507       501       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        504       502       503       505       503       238         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       504       505       501         0       513         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613190 n_act=5 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001043
n_activity=2431 dram_eff=0.2633
bk0: 32a 613303i bk1: 88a 613169i bk2: 22a 613324i bk3: 14a 613326i bk4: 0a 613355i bk5: 4a 613330i bk6: 0a 613353i bk7: 0a 613354i bk8: 0a 613354i bk9: 0a 613354i bk10: 0a 613354i bk11: 0a 613354i bk12: 0a 613355i bk13: 0a 613355i bk14: 0a 613355i bk15: 0a 613355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002058
Bank_Level_Parallism_Col = 1.002079
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002079 

BW Util details:
bwutil = 0.001043 
total_CMD = 613355 
util_bw = 640 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 612480 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613190 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 160 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000316293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613189 n_act=5 n_pre=0 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00105
n_activity=2452 dram_eff=0.2626
bk0: 48a 613303i bk1: 36a 613293i bk2: 37a 613307i bk3: 38a 613288i bk4: 2a 613327i bk5: 0a 613352i bk6: 0a 613353i bk7: 0a 613353i bk8: 0a 613354i bk9: 0a 613354i bk10: 0a 613354i bk11: 0a 613354i bk12: 0a 613356i bk13: 0a 613356i bk14: 0a 613357i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968944
Row_Buffer_Locality_read = 0.968944
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014528
Bank_Level_Parallism_Col = 1.014706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014706 

BW Util details:
bwutil = 0.001050 
total_CMD = 613355 
util_bw = 644 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 612510 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613189 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 161 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.21721e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613152 n_act=5 n_pre=0 n_ref_event=0 n_req=198 n_rd=198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001291
n_activity=2751 dram_eff=0.2879
bk0: 72a 613269i bk1: 52a 613253i bk2: 28a 613299i bk3: 44a 613277i bk4: 2a 613326i bk5: 0a 613352i bk6: 0a 613352i bk7: 0a 613352i bk8: 0a 613352i bk9: 0a 613353i bk10: 0a 613354i bk11: 0a 613356i bk12: 0a 613356i bk13: 0a 613356i bk14: 0a 613357i bk15: 0a 613358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974747
Row_Buffer_Locality_read = 0.974747
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001815
Bank_Level_Parallism_Col = 1.001832
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001832 

BW Util details:
bwutil = 0.001291 
total_CMD = 613355 
util_bw = 792 
Wasted_Col = 275 
Wasted_Row = 0 
Idle = 612288 

BW Util Bottlenecks: 
RCDc_limit = 119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613152 
Read = 198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 198 
total_req = 198 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 198 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000156516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613158 n_act=5 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001252
n_activity=2877 dram_eff=0.2669
bk0: 76a 613237i bk1: 60a 613281i bk2: 16a 613331i bk3: 38a 613253i bk4: 2a 613331i bk5: 0a 613354i bk6: 0a 613354i bk7: 0a 613354i bk8: 0a 613354i bk9: 0a 613354i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613355i bk14: 0a 613355i bk15: 0a 613355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973958
Row_Buffer_Locality_read = 0.973958
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042718
Bank_Level_Parallism_Col = 1.043137
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043137 

BW Util details:
bwutil = 0.001252 
total_CMD = 613355 
util_bw = 768 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 612360 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613158 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 192 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613160 n_act=5 n_pre=0 n_ref_event=0 n_req=190 n_rd=190 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001239
n_activity=2843 dram_eff=0.2673
bk0: 72a 613240i bk1: 64a 613274i bk2: 23a 613314i bk3: 27a 613305i bk4: 4a 613329i bk5: 0a 613353i bk6: 0a 613353i bk7: 0a 613353i bk8: 0a 613353i bk9: 0a 613354i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613356i bk13: 0a 613356i bk14: 0a 613356i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003984
Bank_Level_Parallism_Col = 1.004024
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004024 

BW Util details:
bwutil = 0.001239 
total_CMD = 613355 
util_bw = 760 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 612357 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613160 
Read = 190 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 190 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000207058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613163 n_act=4 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001226
n_activity=2584 dram_eff=0.291
bk0: 68a 613274i bk1: 68a 613213i bk2: 22a 613281i bk3: 30a 613300i bk4: 0a 613353i bk5: 0a 613353i bk6: 0a 613353i bk7: 0a 613353i bk8: 0a 613355i bk9: 0a 613355i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613355i bk14: 0a 613356i bk15: 0a 613356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001226 
total_CMD = 613355 
util_bw = 752 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 612355 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613163 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 188 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000306511
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613139 n_act=6 n_pre=0 n_ref_event=0 n_req=210 n_rd=210 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00137
n_activity=3131 dram_eff=0.2683
bk0: 64a 613267i bk1: 64a 613271i bk2: 41a 613273i bk3: 37a 613294i bk4: 2a 613328i bk5: 2a 613329i bk6: 0a 613352i bk7: 0a 613353i bk8: 0a 613353i bk9: 0a 613354i bk10: 0a 613354i bk11: 0a 613356i bk12: 0a 613356i bk13: 0a 613357i bk14: 0a 613358i bk15: 0a 613358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003509
Bank_Level_Parallism_Col = 1.003546
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003546 

BW Util details:
bwutil = 0.001370 
total_CMD = 613355 
util_bw = 840 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 612243 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613139 
Read = 210 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 210 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 210 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000342 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000272273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613207 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009391
n_activity=2252 dram_eff=0.2558
bk0: 72a 613222i bk1: 36a 613303i bk2: 16a 613325i bk3: 20a 613312i bk4: 0a 613352i bk5: 0a 613353i bk6: 0a 613354i bk7: 0a 613354i bk8: 0a 613354i bk9: 0a 613355i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613356i bk14: 0a 613357i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000939 
total_CMD = 613355 
util_bw = 576 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 612586 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613207 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000205428
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613138 n_act=4 n_pre=0 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001389
n_activity=3072 dram_eff=0.2773
bk0: 76a 613219i bk1: 68a 613245i bk2: 42a 613288i bk3: 27a 613305i bk4: 0a 613353i bk5: 0a 613354i bk6: 0a 613354i bk7: 0a 613354i bk8: 0a 613354i bk9: 0a 613355i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613355i bk14: 0a 613355i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981221
Row_Buffer_Locality_read = 0.981221
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001733
Bank_Level_Parallism_Col = 1.001745
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001745 

BW Util details:
bwutil = 0.001389 
total_CMD = 613355 
util_bw = 852 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 612255 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613138 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 213 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000143473
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613164 n_act=6 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001206
n_activity=2733 dram_eff=0.2708
bk0: 56a 613301i bk1: 60a 613241i bk2: 29a 613296i bk3: 36a 613267i bk4: 2a 613327i bk5: 2a 613328i bk6: 0a 613353i bk7: 0a 613353i bk8: 0a 613353i bk9: 0a 613353i bk10: 0a 613354i bk11: 0a 613354i bk12: 0a 613354i bk13: 0a 613355i bk14: 0a 613356i bk15: 0a 613358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967568
Row_Buffer_Locality_read = 0.967568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014598
Bank_Level_Parallism_Col = 1.014760
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014760 

BW Util details:
bwutil = 0.001206 
total_CMD = 613355 
util_bw = 740 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 612350 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613164 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 185 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136952
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613131 n_act=5 n_pre=0 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001428
n_activity=2951 dram_eff=0.2968
bk0: 92a 613186i bk1: 68a 613234i bk2: 30a 613274i bk3: 27a 613311i bk4: 0a 613352i bk5: 2a 613326i bk6: 0a 613352i bk7: 0a 613353i bk8: 0a 613354i bk9: 0a 613354i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613357i bk13: 0a 613357i bk14: 0a 613357i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977169
Row_Buffer_Locality_read = 0.977169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007622
Bank_Level_Parallism_Col = 1.007681
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007681 

BW Util details:
bwutil = 0.001428 
total_CMD = 613355 
util_bw = 876 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 612194 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613131 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 219 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000357 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000327706
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613131 n_act=5 n_pre=0 n_ref_event=0 n_req=219 n_rd=219 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001428
n_activity=3322 dram_eff=0.2637
bk0: 60a 613298i bk1: 104a 613223i bk2: 27a 613264i bk3: 24a 613310i bk4: 0a 613354i bk5: 4a 613328i bk6: 0a 613353i bk7: 0a 613354i bk8: 0a 613354i bk9: 0a 613354i bk10: 0a 613354i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613356i bk14: 0a 613356i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977169
Row_Buffer_Locality_read = 0.977169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001758
Bank_Level_Parallism_Col = 1.001773
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001773 

BW Util details:
bwutil = 0.001428 
total_CMD = 613355 
util_bw = 876 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 612203 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613131 
Read = 219 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 219 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000357 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000211949
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613155 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001278
n_activity=2895 dram_eff=0.2708
bk0: 84a 613256i bk1: 64a 613252i bk2: 28a 613315i bk3: 20a 613305i bk4: 0a 613353i bk5: 0a 613353i bk6: 0a 613354i bk7: 0a 613354i bk8: 0a 613354i bk9: 0a 613354i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613355i bk14: 0a 613357i bk15: 0a 613357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002049
Bank_Level_Parallism_Col = 1.002066
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002066 

BW Util details:
bwutil = 0.001278 
total_CMD = 613355 
util_bw = 784 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 612344 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613155 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.47796e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613197 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001004
n_activity=2385 dram_eff=0.2583
bk0: 52a 613266i bk1: 52a 613303i bk2: 26a 613288i bk3: 24a 613306i bk4: 0a 613354i bk5: 0a 613354i bk6: 0a 613355i bk7: 0a 613355i bk8: 0a 613355i bk9: 0a 613355i bk10: 0a 613355i bk11: 0a 613355i bk12: 0a 613355i bk13: 0a 613355i bk14: 0a 613355i bk15: 0a 613355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001004 
total_CMD = 613355 
util_bw = 616 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 612538 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613197 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000105975
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613169 n_act=5 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00118
n_activity=2684 dram_eff=0.2697
bk0: 40a 613286i bk1: 72a 613266i bk2: 38a 613291i bk3: 29a 613284i bk4: 2a 613329i bk5: 0a 613352i bk6: 0a 613352i bk7: 0a 613353i bk8: 0a 613353i bk9: 0a 613353i bk10: 0a 613353i bk11: 0a 613354i bk12: 0a 613355i bk13: 0a 613357i bk14: 0a 613358i bk15: 0a 613358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972376
Row_Buffer_Locality_read = 0.972376
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001180 
total_CMD = 613355 
util_bw = 724 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 612378 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613169 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 181 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000208688
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=613355 n_nop=613167 n_act=5 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001193
n_activity=2423 dram_eff=0.3021
bk0: 52a 613277i bk1: 60a 613261i bk2: 40a 613270i bk3: 29a 613278i bk4: 0a 613355i bk5: 2a 613327i bk6: 0a 613353i bk7: 0a 613353i bk8: 0a 613353i bk9: 0a 613353i bk10: 0a 613354i bk11: 0a 613354i bk12: 0a 613356i bk13: 0a 613356i bk14: 0a 613356i bk15: 0a 613356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972678
Row_Buffer_Locality_read = 0.972678
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037951
Bank_Level_Parallism_Col = 1.038314
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038314 

BW Util details:
bwutil = 0.001193 
total_CMD = 613355 
util_bw = 732 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 612371 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 613355 
n_nop = 613167 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 183 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.45619e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170, Miss = 115, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 194, Miss = 133, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 253, Miss = 170, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 206, Miss = 142, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 268, Miss = 194, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 238, Miss = 156, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 210, Miss = 149, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 234, Miss = 159, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 185, Miss = 130, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 255, Miss = 183, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 219, Miss = 157, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 121, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 267, Miss = 182, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 260, Miss = 181, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 126, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 143, Miss = 96, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 227, Miss = 164, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 274, Miss = 189, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 226, Miss = 162, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 235, Miss = 166, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 252, Miss = 177, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 248, Miss = 174, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 248, Miss = 170, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 211, Miss = 152, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 247, Miss = 167, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 182, Miss = 126, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 206, Miss = 136, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161, Miss = 112, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 276, Miss = 193, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 183, Miss = 129, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 248, Miss = 178, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 207, Miss = 141, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7104
L2_total_cache_misses = 4930
L2_total_cache_miss_rate = 0.6940
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 138518
Req_Network_injected_packets_per_cycle =       0.0513 
Req_Network_conflicts_per_cycle =       0.0042
Req_Network_conflicts_per_cycle_util =       0.2184
Req_Bank_Level_Parallism =       2.6617
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 138518
Reply_Network_injected_packets_per_cycle =        0.0513
Reply_Network_conflicts_per_cycle =        0.0037
Reply_Network_conflicts_per_cycle_util =       0.1649
Reply_Bank_Level_Parallism =       2.2924
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 42903 (inst/sec)
gpgpu_simulation_rate = 12592 (cycle/sec)
gpgpu_silicon_slowdown = 89898x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

