{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734261134184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734261134208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 12:12:13 2024 " "Processing started: Sun Dec 15 12:12:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734261134208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261134208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fonction_cap -c Fonction_cap " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fonction_cap -c Fonction_cap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261134208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734261138044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734261138045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/sopc_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_cap/synthesis/sopc_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sopc_Cap-rtl " "Found design unit 1: Sopc_Cap-rtl" {  } { { "Sopc_Cap/synthesis/Sopc_Cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/Sopc_Cap.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap " "Found entity 1: Sopc_Cap" {  } { { "Sopc_Cap/synthesis/Sopc_Cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/Sopc_Cap.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Sopc_Cap/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Sopc_Cap/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_irq_mapper " "Found entity 1: Sopc_Cap_irq_mapper" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0 " "Found entity 1: Sopc_Cap_mm_interconnect_0" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Sopc_Cap_mm_interconnect_0_avalon_st_adapter" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Sopc_Cap_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_rsp_mux " "Found entity 1: Sopc_Cap_mm_interconnect_0_rsp_mux" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_cap/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167233 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_rsp_demux " "Found entity 1: Sopc_Cap_mm_interconnect_0_rsp_demux" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_cmd_mux " "Found entity 1: Sopc_Cap_mm_interconnect_0_cmd_mux" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_cmd_demux " "Found entity 1: Sopc_Cap_mm_interconnect_0_cmd_demux" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Sopc_Cap_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Sopc_Cap_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734261167308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Sopc_Cap_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Sopc_Cap_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734261167310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_router_002_default_decode " "Found entity 1: Sopc_Cap_mm_interconnect_0_router_002_default_decode" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167317 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sopc_Cap_mm_interconnect_0_router_002 " "Found entity 2: Sopc_Cap_mm_interconnect_0_router_002" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Sopc_Cap_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Sopc_Cap_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734261167330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Sopc_Cap_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Sopc_Cap_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734261167332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_mm_interconnect_0_router_default_decode " "Found entity 1: Sopc_Cap_mm_interconnect_0_router_default_decode" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167339 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sopc_Cap_mm_interconnect_0_router " "Found entity 2: Sopc_Cap_mm_interconnect_0_router" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Sopc_Cap/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Sopc_Cap/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_sysid_qsys_0 " "Found entity 1: Sopc_Cap_sysid_qsys_0" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_onchip_memory2_0 " "Found entity 1: Sopc_Cap_onchip_memory2_0" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_nios2_gen2_0 " "Found entity 1: Sopc_Cap_nios2_gen2_0" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Sopc_Cap_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sopc_Cap_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Sopc_Cap_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "5 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "6 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "7 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "8 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "9 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "10 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "11 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "12 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "13 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "14 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "15 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "16 Sopc_Cap_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Sopc_Cap_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "17 Sopc_Cap_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Sopc_Cap_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "18 Sopc_Cap_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Sopc_Cap_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "19 Sopc_Cap_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Sopc_Cap_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "20 Sopc_Cap_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Sopc_Cap_nios2_gen2_0_cpu_nios2_oci" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""} { "Info" "ISGN_ENTITY_NAME" "21 Sopc_Cap_nios2_gen2_0_cpu " "Found entity 21: Sopc_Cap_nios2_gen2_0_cpu" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Sopc_Cap_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Sopc_Cap_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Sopc_Cap_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_nios2_gen2_0_cpu_test_bench " "Found entity 1: Sopc_Cap_nios2_gen2_0_cpu_test_bench" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261167940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261167940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/sopc_cap_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_cap/synthesis/submodules/sopc_cap_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sopc_Cap_jtag_uart_0_sim_scfifo_w " "Found entity 1: Sopc_Cap_jtag_uart_0_sim_scfifo_w" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168083 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sopc_Cap_jtag_uart_0_scfifo_w " "Found entity 2: Sopc_Cap_jtag_uart_0_scfifo_w" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168083 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sopc_Cap_jtag_uart_0_sim_scfifo_r " "Found entity 3: Sopc_Cap_jtag_uart_0_sim_scfifo_r" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168083 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sopc_Cap_jtag_uart_0_scfifo_r " "Found entity 4: Sopc_Cap_jtag_uart_0_scfifo_r" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168083 ""} { "Info" "ISGN_ENTITY_NAME" "5 Sopc_Cap_jtag_uart_0 " "Found entity 5: Sopc_Cap_jtag_uart_0" {  } { { "Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/Sopc_Cap_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_cap/synthesis/submodules/avalon_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_cap/synthesis/submodules/avalon_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_cap-arch " "Found design unit 1: avalon_cap-arch" {  } { { "Sopc_Cap/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/avalon_cap.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168114 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_cap " "Found entity 1: avalon_cap" {  } { { "Sopc_Cap/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Sopc_Cap/synthesis/submodules/avalon_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq_de_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq_de_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivFreq_de_cap-arch " "Found design unit 1: DivFreq_de_cap-arch" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/DivFreq_de_cap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168149 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivFreq_de_cap " "Found entity 1: DivFreq_de_cap" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/DivFreq_de_cap.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_divfreq_de_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_divfreq_de_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_DivFreq_de_cap-test " "Found design unit 1: tb_DivFreq_de_cap-test" {  } { { "tb_DivFreq_de_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/tb_DivFreq_de_cap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168180 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_DivFreq_de_cap " "Found entity 1: tb_DivFreq_de_cap" {  } { { "tb_DivFreq_de_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/tb_DivFreq_de_cap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Out_pwm-arch " "Found design unit 1: Out_pwm-arch" {  } { { "Out_pwm.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Out_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Out_pwm " "Found entity 1: Out_pwm" {  } { { "Out_pwm.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Out_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcul_la_duree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcul_la_duree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calcul_La_Duree-arch " "Found design unit 1: Calcul_La_Duree-arch" {  } { { "Calcul_La_Duree.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Calcul_La_Duree.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calcul_La_Duree " "Found entity 1: Calcul_La_Duree" {  } { { "Calcul_La_Duree.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/Calcul_La_Duree.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_cap-arch " "Found design unit 1: gestion_cap-arch" {  } { { "gestion_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/gestion_cap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168243 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_cap " "Found entity 1: gestion_cap" {  } { { "gestion_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/gestion_cap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memo_donnee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memo_donnee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memo_donnee-arch " "Found design unit 1: memo_donnee-arch" {  } { { "memo_donnee.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/memo_donnee.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168263 ""} { "Info" "ISGN_ENTITY_NAME" "1 memo_donnee " "Found entity 1: memo_donnee" {  } { { "memo_donnee.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/memo_donnee.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mae_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_cap-arch " "Found design unit 1: MAE_cap-arch" {  } { { "MAE_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/MAE_cap.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168284 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_cap " "Found entity 1: MAE_cap" {  } { { "MAE_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/MAE_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_cap-arch " "Found design unit 1: avalon_cap-arch" {  } { { "avalon_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/avalon_cap.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168307 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_cap " "Found entity 1: avalon_cap" {  } { { "avalon_cap.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/avalon_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-arch " "Found design unit 1: top_module-arch" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/top_module.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168327 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/top_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cap_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cap_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cap_block " "Found entity 1: cap_block" {  } { { "cap_block.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/BE/Cap/cap_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gestion_compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_gestion_compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_gestion_compas-testbench " "Found design unit 1: tb_gestion_compas-testbench" {  } { { "tb_gestion_compas.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/tb_gestion_compas.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168363 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_gestion_compas " "Found entity 1: tb_gestion_compas" {  } { { "tb_gestion_compas.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/tb_gestion_compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734261168363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168363 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s tb_gestion_compas.vhd(92) " "VHDL error at tb_gestion_compas.vhd(92): object \"s\" is used but not declared" {  } { { "tb_gestion_compas.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Cap/tb_gestion_compas.vhd" 92 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1734261168372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/BE/Cap/output_files/Fonction_cap.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/BE/Cap/output_files/Fonction_cap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261168914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734261173231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 15 12:12:53 2024 " "Processing ended: Sun Dec 15 12:12:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734261173231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734261173231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734261173231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734261173231 ""}
