// Seed: 2916132781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  assign id_3 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2
  );
  output wire id_1;
  logic id_5[1 : -1];
  ;
endmodule
