Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec 15 19:18:11 2018
| Host         : ece07 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.130        0.000                      0                  386        0.084        0.000                      0                  386        3.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.130        0.000                      0                  386        0.084        0.000                      0                  386        3.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 design_1_i/controller_0/U0/paddle1_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/r_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 2.423ns (50.085%)  route 2.415ns (49.915%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.739     5.407    design_1_i/controller_0/U0/clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  design_1_i/controller_0/U0/paddle1_y_reg[4]/Q
                         net (fo=7, routed)           0.525     6.388    design_1_i/controller_0/U0/paddle1_y[4]
    SLICE_X36Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.512 r  design_1_i/controller_0/U0/r_sig2_carry_i_11/O
                         net (fo=1, routed)           0.000     6.512    design_1_i/controller_0/U0/r_sig2_carry_i_11_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.062 r  design_1_i/controller_0/U0/r_sig2_carry_i_9/CO[3]
                         net (fo=2, routed)           0.933     7.995    design_1_i/controller_0/U0/r_sig2_carry_i_9_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.119 r  design_1_i/controller_0/U0/r_sig2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.119    design_1_i/controller_0/U0/r_sig2_carry_i_5_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.520 r  design_1_i/controller_0/U0/r_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.520    design_1_i/controller_0/U0/r_sig2_carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.791 r  design_1_i/controller_0/U0/r_sig2_carry__0/CO[0]
                         net (fo=1, routed)           0.314     9.105    design_1_i/controller_0/U0/r_sig2__4
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.373     9.478 r  design_1_i/controller_0/U0/r_sig[4]_i_3/O
                         net (fo=1, routed)           0.643    10.121    design_1_i/controller_0/U0/r_sig[4]_i_3_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.245 r  design_1_i/controller_0/U0/r_sig[4]_i_1/O
                         net (fo=1, routed)           0.000    10.245    design_1_i/controller_0/U0/r_sig[4]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  design_1_i/controller_0/U0/r_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.562    12.953    design_1_i/controller_0/U0/clk
    SLICE_X39Y53         FDRE                                         r  design_1_i/controller_0/U0/r_sig_reg[4]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.029    13.375    design_1_i/controller_0/U0/r_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.890ns (22.179%)  route 3.123ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.738     5.406    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/Q
                         net (fo=11, routed)          1.212     7.136    design_1_i/vga_ctrl_0/U0/hcount[3]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.661     7.921    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.461     8.506    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.630 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.789     9.419    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.562    12.953    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    12.847    design_1_i/vga_ctrl_0/U0/hCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.890ns (22.179%)  route 3.123ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.738     5.406    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/Q
                         net (fo=11, routed)          1.212     7.136    design_1_i/vga_ctrl_0/U0/hcount[3]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.661     7.921    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.461     8.506    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.630 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.789     9.419    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.562    12.953    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[4]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    12.847    design_1_i/vga_ctrl_0/U0/hCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.890ns (22.179%)  route 3.123ns (77.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.738     5.406    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/Q
                         net (fo=11, routed)          1.212     7.136    design_1_i/vga_ctrl_0/U0/hcount[3]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.661     7.921    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.461     8.506    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.630 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.789     9.419    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.562    12.953    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[7]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    12.847    design_1_i/vga_ctrl_0/U0/hCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.766ns (19.842%)  route 3.094ns (80.158%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.739     5.407    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/Q
                         net (fo=16, routed)          1.228     7.153    design_1_i/pixel_pusher_0/U0/vcount[1]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.277 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.159     7.436    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.560 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.708     9.268    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.556    12.947    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[0]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y66         FDRE (Setup_fdre_C_R)       -0.524    12.779    design_1_i/pixel_pusher_0/U0/G_reg[0]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.766ns (19.842%)  route 3.094ns (80.158%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.739     5.407    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/Q
                         net (fo=16, routed)          1.228     7.153    design_1_i/pixel_pusher_0/U0/vcount[1]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.277 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.159     7.436    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.560 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.708     9.268    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.556    12.947    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[2]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y66         FDRE (Setup_fdre_C_R)       -0.524    12.779    design_1_i/pixel_pusher_0/U0/G_reg[2]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.766ns (19.842%)  route 3.094ns (80.158%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.739     5.407    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/Q
                         net (fo=16, routed)          1.228     7.153    design_1_i/pixel_pusher_0/U0/vcount[1]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.277 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.159     7.436    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.560 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.708     9.268    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.556    12.947    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[3]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y66         FDRE (Setup_fdre_C_R)       -0.524    12.779    design_1_i/pixel_pusher_0/U0/G_reg[3]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/pixel_pusher_0/U0/G_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.766ns (19.842%)  route 3.094ns (80.158%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.739     5.407    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y51         FDRE                                         r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  design_1_i/vga_ctrl_0/U0/vCnt_reg[6]/Q
                         net (fo=16, routed)          1.228     7.153    design_1_i/pixel_pusher_0/U0/vcount[1]
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.277 f  design_1_i/pixel_pusher_0/U0/R[4]_i_2/O
                         net (fo=1, routed)           0.159     7.436    design_1_i/pixel_pusher_0/U0/R[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.560 r  design_1_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=11, routed)          1.708     9.268    design_1_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.556    12.947    design_1_i/pixel_pusher_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/pixel_pusher_0/U0/G_reg[5]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y66         FDRE (Setup_fdre_C_R)       -0.524    12.779    design_1_i/pixel_pusher_0/U0/G_reg[5]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.942%)  route 2.989ns (77.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.738     5.406    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/Q
                         net (fo=11, routed)          1.212     7.136    design_1_i/vga_ctrl_0/U0/hcount[3]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.661     7.921    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.461     8.506    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.630 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.655     9.286    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X38Y54         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.562    12.953    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y54         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[6]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y54         FDRE (Setup_fdre_C_R)       -0.524    12.822    design_1_i/vga_ctrl_0/U0/hCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/vga_ctrl_0/U0/hCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.942%)  route 2.989ns (77.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.738     5.406    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/vga_ctrl_0/U0/hCnt_reg[3]/Q
                         net (fo=11, routed)          1.212     7.136    design_1_i/vga_ctrl_0/U0/hcount[3]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5/O
                         net (fo=1, routed)           0.661     7.921    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_5_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3/O
                         net (fo=3, routed)           0.461     8.506    design_1_i/vga_ctrl_0/U0/hCnt[9]_i_3_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.630 r  design_1_i/vga_ctrl_0/U0/hCnt[9]_i_1/O
                         net (fo=20, routed)          0.655     9.286    design_1_i/vga_ctrl_0/U0/hCnt0
    SLICE_X38Y54         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.562    12.953    design_1_i/vga_ctrl_0/U0/clk
    SLICE_X38Y54         FDRE                                         r  design_1_i/vga_ctrl_0/U0/hCnt_reg[8]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y54         FDRE (Setup_fdre_C_R)       -0.524    12.822    design_1_i/vga_ctrl_0/U0/hCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  3.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.507%)  route 0.231ns (52.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.594     1.506    design_1_i/debounce_0/U0/clk
    SLICE_X42Y45         FDRE                                         r  design_1_i/debounce_0/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  design_1_i/debounce_0/U0/dbnc_out_reg/Q
                         net (fo=2, routed)           0.231     1.901    design_1_i/controller_0/U0/btn_down2
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  design_1_i/controller_0/U0/paddle2_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/controller_0/U0/paddle2_y[3]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.859     2.018    design_1_i/controller_0/U0/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[3]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091     1.862    design_1_i/controller_0/U0/paddle2_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/debounce_2/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_2/U0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.505    design_1_i/debounce_2/U0/clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  design_1_i/debounce_2/U0/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.795    design_1_i/debounce_2/U0/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.951 r  design_1_i/debounce_2/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.952    design_1_i/debounce_2/U0/count_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.005 r  design_1_i/debounce_2/U0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    design_1_i/debounce_2/U0/count_reg[20]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     2.016    design_1_i/debounce_2/U0/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[20]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.903    design_1_i/debounce_2/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/debounce_3/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_3/U0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.397%)  route 0.129ns (26.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.505    design_1_i/debounce_3/U0/clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/debounce_3/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/debounce_3/U0/count_reg[19]/Q
                         net (fo=4, routed)           0.128     1.774    design_1_i/debounce_3/U0/count_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  design_1_i/debounce_3/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    design_1_i/debounce_3/U0/count_reg[16]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  design_1_i/debounce_3/U0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    design_1_i/debounce_3/U0/count_reg[20]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  design_1_i/debounce_3/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     2.016    design_1_i/debounce_3/U0/clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/debounce_3/U0/count_reg[20]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/debounce_3/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/debounce_2/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_2/U0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.505    design_1_i/debounce_2/U0/clk
    SLICE_X38Y49         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  design_1_i/debounce_2/U0/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.795    design_1_i/debounce_2/U0/count_reg[18]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.951 r  design_1_i/debounce_2/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.952    design_1_i/debounce_2/U0/count_reg[16]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.041 r  design_1_i/debounce_2/U0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    design_1_i/debounce_2/U0/count_reg[20]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     2.016    design_1_i/debounce_2/U0/clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/debounce_2/U0/count_reg[21]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.903    design_1_i/debounce_2/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/debounce_3/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.251ns (48.692%)  route 0.264ns (51.308%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.507    design_1_i/debounce_3/U0/clk
    SLICE_X40Y48         FDRE                                         r  design_1_i/debounce_3/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/debounce_3/U0/dbnc_out_reg/Q
                         net (fo=5, routed)           0.264     1.912    design_1_i/controller_0/U0/btn_up2
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  design_1_i/controller_0/U0/paddle2_y0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.957    design_1_i/controller_0/U0/paddle2_y0_carry_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.022 r  design_1_i/controller_0/U0/paddle2_y0_carry/O[1]
                         net (fo=1, routed)           0.000     2.022    design_1_i/controller_0/U0/paddle2_y0_carry_n_6
    SLICE_X40Y50         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.859     2.018    design_1_i/controller_0/U0/clk
    SLICE_X40Y50         FDRE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[4]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    design_1_i/controller_0/U0/paddle2_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle2_y_reg[8]__0/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.501    design_1_i/controller_0/U0/clk
    SLICE_X41Y52         FDSE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/Q
                         net (fo=5, routed)           0.079     1.721    design_1_i/controller_0/U0/paddle2_y[8]
    SLICE_X41Y52         FDSE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.859     2.018    design_1_i/controller_0/U0/clk
    SLICE_X41Y52         FDSE                                         r  design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y52         FDSE (Hold_fdse_C_D)         0.070     1.571    design_1_i/controller_0/U0/paddle2_y_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/debounce_3/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_3/U0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.391ns (75.240%)  route 0.129ns (24.760%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.505    design_1_i/debounce_3/U0/clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/debounce_3/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/debounce_3/U0/count_reg[19]/Q
                         net (fo=4, routed)           0.128     1.774    design_1_i/debounce_3/U0/count_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  design_1_i/debounce_3/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    design_1_i/debounce_3/U0/count_reg[16]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  design_1_i/debounce_3/U0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    design_1_i/debounce_3/U0/count_reg[20]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  design_1_i/debounce_3/U0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     2.016    design_1_i/debounce_3/U0/clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/debounce_3/U0/count_reg[21]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/debounce_3/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/U0/paddle1_y_reg[8]__0/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle1_y_reg[8]__0/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.498    design_1_i/controller_0/U0/clk
    SLICE_X37Y53         FDSE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/Q
                         net (fo=5, routed)           0.080     1.719    design_1_i/controller_0/U0/paddle1_y[8]
    SLICE_X37Y53         FDSE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.856     2.015    design_1_i/controller_0/U0/clk
    SLICE_X37Y53         FDSE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[8]__0/C
                         clock pessimism             -0.517     1.498    
    SLICE_X37Y53         FDSE (Hold_fdse_C_D)         0.070     1.568    design_1_i/controller_0/U0/paddle1_y_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/U0/dbnc_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/controller_0/U0/paddle1_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.152%)  route 0.375ns (66.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.505    design_1_i/debounce_1/U0/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/debounce_1/U0/dbnc_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/debounce_1/U0/dbnc_out_reg/Q
                         net (fo=2, routed)           0.375     2.021    design_1_i/controller_0/U0/btn_down
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.045     2.066 r  design_1_i/controller_0/U0/paddle1_y[3]_i_1/O
                         net (fo=1, routed)           0.000     2.066    design_1_i/controller_0/U0/paddle1_y[3]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     2.016    design_1_i/controller_0/U0/clk
    SLICE_X38Y52         FDRE                                         r  design_1_i/controller_0/U0/paddle1_y_reg[3]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120     1.889    design_1_i/controller_0/U0/paddle1_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/debounce_3/U0/buttreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/debounce_3/U0/buttreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.595     1.507    design_1_i/debounce_3/U0/clk
    SLICE_X42Y48         FDRE                                         r  design_1_i/debounce_3/U0/buttreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  design_1_i/debounce_3/U0/buttreg_reg[0]/Q
                         net (fo=1, routed)           0.107     1.778    design_1_i/debounce_3/U0/p_0_in[1]
    SLICE_X40Y48         FDRE                                         r  design_1_i/debounce_3/U0/buttreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.023    design_1_i/debounce_3/U0/clk
    SLICE_X40Y48         FDRE                                         r  design_1_i/debounce_3/U0/buttreg_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070     1.593    design_1_i/debounce_3/U0/buttreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y53    design_1_i/controller_0/U0/r_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y40    design_1_i/debounce_0/U0/buttreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y45    design_1_i/debounce_0/U0/buttreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y46    design_1_i/debounce_0/U0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y46    design_1_i/debounce_0/U0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    design_1_i/pixel_pusher_0/U0/G_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    design_1_i/controller_0/U0/g_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    design_1_i/controller_0/U0/paddle2_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    design_1_i/controller_0/U0/paddle2_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    design_1_i/controller_0/U0/paddle2_y_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    design_1_i/controller_0/U0/paddle2_y_reg[8]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    design_1_i/clock_div_25_0/U0/div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y53    design_1_i/controller_0/U0/r_sig_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y40    design_1_i/debounce_0/U0/buttreg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    design_1_i/debounce_0/U0/buttreg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    design_1_i/debounce_0/U0/buttreg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    design_1_i/debounce_0/U0/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y46    design_1_i/debounce_0/U0/count_reg[16]/C



