Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Mon May 23 19:51:23 2016
| Host             : mikkel running 64-bit Ubuntu 15.10
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.736 |
| Dynamic (W)              | 1.602 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.0  |
| Junction Temperature (C) | 45.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.035 |        3 |       --- |             --- |
| Slice Logic             |     0.003 |    21611 |       --- |             --- |
|   LUT as Logic          |     0.003 |     5843 |     17600 |           33.20 |
|   Register              |    <0.001 |    11796 |     35200 |           33.51 |
|   CARRY4                |    <0.001 |     1165 |      4400 |           26.48 |
|   LUT as Shift Register |    <0.001 |       68 |      6000 |            1.13 |
|   Others                |     0.000 |     2401 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        7 |     17600 |            0.04 |
| Signals                 |     0.004 |    14994 |       --- |             --- |
| DSPs                    |    <0.001 |       16 |        80 |           20.00 |
| I/O                     |    <0.001 |       38 |       100 |           38.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.134 |          |           |                 |
| Total                   |     1.736 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.044 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------+-----------+
| Name                                                                                | Power (W) |
+-------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                    |     1.602 |
|   design_1_i                                                                        |     1.602 |
|     axi_gpio_0                                                                      |    <0.001 |
|       U0                                                                            |    <0.001 |
|         AXI_LITE_IPIF_I                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                        |    <0.001 |
|             I_DECODER                                                               |    <0.001 |
|         gpio_core_1                                                                 |    <0.001 |
|     axi_gpio_1                                                                      |    <0.001 |
|       U0                                                                            |    <0.001 |
|         AXI_LITE_IPIF_I                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                        |    <0.001 |
|             I_DECODER                                                               |    <0.001 |
|         gpio_core_1                                                                 |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                               |    <0.001 |
|     encoder_rm28md_0                                                                |    <0.001 |
|       U0                                                                            |    <0.001 |
|         encoder_rm28md_v1_0_S00_AXI_inst                                            |    <0.001 |
|           rmb28md_ssi_ip                                                            |    <0.001 |
|     interfaces_0                                                                    |     0.001 |
|       inst                                                                          |     0.001 |
|         interfaces_axi_lite_interface                                               |     0.001 |
|           inst                                                                      |     0.001 |
|         interfaces_struct                                                           |    <0.001 |
|           counter_x0                                                                |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 i_synth                                                             |    <0.001 |
|                   i_baseblox.i_baseblox_counter                                     |    <0.001 |
|                     the_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                        |    <0.001 |
|                           i_q.i_simple.qreg                                         |    <0.001 |
|     processing_system7_0                                                            |     1.557 |
|       inst                                                                          |     1.557 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                             |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                             |     0.000 |
|     processing_system7_0_axi_periph                                                 |     0.005 |
|       s00_couplers                                                                  |     0.004 |
|         auto_pc                                                                     |     0.004 |
|           inst                                                                      |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                    |     0.004 |
|               RD.ar_channel_0                                                       |    <0.001 |
|                 ar_cmd_fsm_0                                                        |    <0.001 |
|                 cmd_translator_0                                                    |    <0.001 |
|                   incr_cmd_0                                                        |    <0.001 |
|                   wrap_cmd_0                                                        |    <0.001 |
|               RD.r_channel_0                                                        |    <0.001 |
|                 rd_data_fifo_0                                                      |    <0.001 |
|                 transaction_fifo_0                                                  |    <0.001 |
|               SI_REG                                                                |     0.001 |
|                 ar_pipe                                                             |    <0.001 |
|                 aw_pipe                                                             |    <0.001 |
|                 b_pipe                                                              |    <0.001 |
|                 r_pipe                                                              |    <0.001 |
|               WR.aw_channel_0                                                       |    <0.001 |
|                 aw_cmd_fsm_0                                                        |    <0.001 |
|                 cmd_translator_0                                                    |    <0.001 |
|                   incr_cmd_0                                                        |    <0.001 |
|                   wrap_cmd_0                                                        |    <0.001 |
|               WR.b_channel_0                                                        |    <0.001 |
|                 bid_fifo_0                                                          |    <0.001 |
|                 bresp_fifo_0                                                        |    <0.001 |
|       xbar                                                                          |    <0.001 |
|         inst                                                                        |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                  |    <0.001 |
|             addr_arbiter_inst                                                       |    <0.001 |
|             gen_decerr.decerr_slave_inst                                            |    <0.001 |
|             reg_slice_r                                                             |    <0.001 |
|             splitter_ar                                                             |    <0.001 |
|             splitter_aw                                                             |    <0.001 |
|     rst_processing_system7_0_100M                                                   |    <0.001 |
|       U0                                                                            |    <0.001 |
|         EXT_LPF                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |    <0.001 |
|         SEQ                                                                         |    <0.001 |
|           SEQ_COUNTER                                                               |    <0.001 |
|     three_phase_pwm_0                                                               |     0.033 |
|       inst                                                                          |     0.033 |
|         three_phase_pwm_axi_lite_interface                                          |    <0.001 |
|           inst                                                                      |    <0.001 |
|         three_phase_pwm_struct                                                      |     0.032 |
|           addsub                                                                    |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 xst_addsub                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                     no_pipelining.the_addsub                                        |    <0.001 |
|                       i_lut6.i_lut6_addsub                                          |    <0.001 |
|                         i_q.i_simple.qreg                                           |    <0.001 |
|           addsub1                                                                   |    <0.001 |
|             comp1.core_instance1                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 xst_addsub                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                     no_pipelining.the_addsub                                        |    <0.001 |
|                       i_lut6.i_lut6_addsub                                          |    <0.001 |
|                         i_q.i_simple.qreg                                           |    <0.001 |
|           addsub2                                                                   |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 xst_addsub                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                     no_pipelining.the_addsub                                        |    <0.001 |
|                       i_lut6.i_lut6_addsub                                          |    <0.001 |
|                         i_q.i_simple.qreg                                           |    <0.001 |
|           addsub3                                                                   |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 xst_addsub                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                     no_pipelining.the_addsub                                        |    <0.001 |
|                       i_lut6.i_lut6_addsub                                          |    <0.001 |
|                         i_q.i_simple.qreg                                           |    <0.001 |
|           counter                                                                   |     0.002 |
|             comp0.core_instance0                                                    |     0.001 |
|               U0                                                                    |     0.001 |
|                 i_synth                                                             |     0.001 |
|                   i_baseblox.i_baseblox_counter                                     |     0.001 |
|                     the_addsub                                                      |     0.001 |
|                       no_pipelining.the_addsub                                      |     0.001 |
|                         i_lut6.i_lut6_addsub                                        |     0.001 |
|                           i_q.i_simple.qreg                                         |     0.001 |
|           divide                                                                    |     0.004 |
|             three_phase_pwm_div_gen_v5_1_i0_instance                                |     0.004 |
|               U0                                                                    |     0.004 |
|                 i_synth                                                             |     0.004 |
|                   i_nonzero_fract.i_synth                                           |     0.004 |
|                     i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |     0.004 |
|                       i_sdivider.divider_blk                                        |     0.004 |
|                         div_loop[0].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[0].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[10].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[10].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[10].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[11].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[11].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[11].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[12].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[12].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[12].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[13].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[13].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[13].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[14].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[14].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[14].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[15].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[15].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[15].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[16].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[16].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[17].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[17].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[18].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[19].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[19].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[1].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[1].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[1].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[20].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[20].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[21].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[22].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[22].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[23].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[23].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[24].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[24].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[25].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[26].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[26].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[27].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[27].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[28].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[29].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[29].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[2].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[2].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[2].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[30].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[30].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[31].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[3].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[3].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[3].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[4].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[4].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[4].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[5].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[5].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[5].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[6].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[6].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[6].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[7].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[7].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[7].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[8].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[8].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[8].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[9].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[9].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[9].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         reg_quot_out.reg_quot                                       |    <0.001 |
|           divide1                                                                   |     0.015 |
|             three_phase_pwm_div_gen_v5_1_i1_instance                                |     0.015 |
|               U0                                                                    |     0.015 |
|                 i_synth                                                             |     0.015 |
|                   i_nonzero_fract.i_synth                                           |     0.015 |
|                     i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |     0.015 |
|                       i_sdivider.divider_blk                                        |     0.015 |
|                         div_loop[0].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[0].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[10].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[10].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[10].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[11].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[11].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[11].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[12].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[12].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[12].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[13].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[13].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[13].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[14].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[14].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[14].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[15].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[15].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[15].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[16].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[16].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[16].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[17].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[17].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[17].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[18].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[18].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[19].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[19].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[19].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[1].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[1].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[1].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[20].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[20].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[20].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[21].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[21].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[22].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[22].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[22].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[23].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[23].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[23].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[24].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[24].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[24].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[25].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[25].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[26].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[26].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[26].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[27].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[27].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[27].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[28].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[28].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[29].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[29].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[29].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[2].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[2].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[2].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[30].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[30].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[30].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[31].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[31].num_stages.numerator_gen.del_numer             |     0.000 |
|                         div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[32].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[32].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[33].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[33].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[3].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[3].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[3].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[4].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[4].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[4].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[5].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[5].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[5].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[6].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[6].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[6].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[7].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[7].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[7].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[8].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[8].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[8].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[9].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[9].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[9].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         reg_quot_out.reg_quot                                       |    <0.001 |
|           divide2                                                                   |     0.004 |
|             three_phase_pwm_div_gen_v5_1_i0_instance                                |     0.004 |
|               U0                                                                    |     0.004 |
|                 i_synth                                                             |     0.004 |
|                   i_nonzero_fract.i_synth                                           |     0.004 |
|                     i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |     0.004 |
|                       i_sdivider.divider_blk                                        |     0.004 |
|                         div_loop[0].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[0].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[10].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[10].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[10].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[11].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[11].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[11].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[12].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[12].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[12].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[13].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[13].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[13].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[14].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[14].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[14].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[15].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[15].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[15].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[16].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[16].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[17].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[17].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[18].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[19].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[19].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[1].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[1].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[1].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[20].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[20].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[21].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[22].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[22].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[23].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[23].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[24].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[24].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[25].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[26].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[26].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[27].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[27].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[28].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[29].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[29].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[2].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[2].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[2].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[30].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[30].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[31].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[3].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[3].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[3].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[4].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[4].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[4].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[5].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[5].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[5].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[6].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[6].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[6].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[7].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[7].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[7].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[8].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[8].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[8].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[9].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[9].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[9].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         reg_quot_out.reg_quot                                       |    <0.001 |
|           divide3                                                                   |     0.004 |
|             three_phase_pwm_div_gen_v5_1_i0_instance                                |     0.004 |
|               U0                                                                    |     0.004 |
|                 i_synth                                                             |     0.004 |
|                   i_nonzero_fract.i_synth                                           |     0.004 |
|                     i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                 |     0.004 |
|                       i_sdivider.divider_blk                                        |     0.004 |
|                         div_loop[0].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[0].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[10].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[10].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[10].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[11].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[11].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[11].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[12].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[12].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[12].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[13].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[13].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[13].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[14].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[14].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[14].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[15].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[15].num_stages.numerator_gen.del_numer             |    <0.001 |
|                         div_loop[15].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[16].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[16].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[17].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[17].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[18].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[18].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[19].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[19].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[1].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[1].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[1].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[20].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[20].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[21].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[21].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[22].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[22].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[23].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[23].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[24].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[24].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[25].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[25].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[26].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[26].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[27].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[27].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[28].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[28].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[29].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[29].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[2].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[2].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[2].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[30].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[30].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[31].adder_gen.reg_req.adsu_mod                     |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs       |    <0.001 |
|                         div_loop[31].quot_gen.quot_reg.i_div1.quot_out              |    <0.001 |
|                         div_loop[3].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[3].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[3].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[4].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[4].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[4].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[5].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[5].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[5].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[6].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[6].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[6].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[7].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[7].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[7].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[8].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[8].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[8].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         div_loop[9].adder_gen.reg_req.adsu_mod                      |    <0.001 |
|                           add1                                                      |    <0.001 |
|                             no_pipelining.the_addsub                                |    <0.001 |
|                               i_q_simple.qreg                                       |    <0.001 |
|                         div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs        |    <0.001 |
|                         div_loop[9].num_stages.numerator_gen.del_numer              |    <0.001 |
|                         div_loop[9].quot_gen.quot_reg.i_div1.quot_out               |    <0.001 |
|                         reg_quot_out.reg_quot                                       |    <0.001 |
|           inverter                                                                  |    <0.001 |
|           inverter1                                                                 |    <0.001 |
|           inverter2                                                                 |    <0.001 |
|           low_compare                                                               |    <0.001 |
|           mult                                                                      |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 i_mult                                                              |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                     use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                     use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|           mult1                                                                     |    <0.001 |
|             comp1.core_instance1                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 i_mult                                                              |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                     use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                     use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|           mult2                                                                     |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 i_mult                                                              |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                     use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                     use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|           mult3                                                                     |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 i_mult                                                              |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                     use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|                     use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|           register1                                                                 |    <0.001 |
|             synth_reg_inst                                                          |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                     |    <0.001 |
|           register2                                                                 |    <0.001 |
|             synth_reg_inst                                                          |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                     |    <0.001 |
|           register_x0                                                               |    <0.001 |
|             synth_reg_inst                                                          |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                     |    <0.001 |
|           relational2                                                               |    <0.001 |
|           relational3                                                               |    <0.001 |
|           relational4                                                               |    <0.001 |
|           state_machine                                                             |    <0.001 |
|           subtraction                                                               |    <0.001 |
|             comp0.core_instance0                                                    |    <0.001 |
|               U0                                                                    |    <0.001 |
|                 xst_addsub                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                      |    <0.001 |
|                     no_pipelining.the_addsub                                        |    <0.001 |
|                       i_lut6.i_lut6_addsub                                          |    <0.001 |
|                         i_q.i_simple.qreg                                           |    <0.001 |
|           top_compare                                                               |    <0.001 |
|     xadc_wiz_0                                                                      |     0.003 |
|       U0                                                                            |     0.003 |
|         AXI_LITE_IPIF_I                                                             |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                        |    <0.001 |
|             I_DECODER                                                               |    <0.001 |
|         AXI_XADC_CORE_I                                                             |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                        |    <0.001 |
|         SOFT_RESET_I                                                                |    <0.001 |
+-------------------------------------------------------------------------------------+-----------+


