

================================================================
== Vitis HLS Report for 'master_audio_control'
================================================================
* Date:           Thu Feb 20 15:32:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        axis_distortion
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.955 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.698 us|  0.698 us|   20|   20|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   2769|    -|
|FIFO             |        -|   -|    198|    134|    -|
|Instance         |        -|  27|   2168|   2428|    -|
|Memory           |       96|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      0|    483|    -|
|Register         |        -|   -|   2243|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       96|  27|   4609|   5846|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       96|  30|     11|     28|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_7_no_dsp_1_U4    |dadd_64ns_64ns_64_7_no_dsp_1    |        0|   0|  645|  749|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U5   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|  218|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |mul_24s_10ns_34_1_1_U13            |mul_24s_10ns_34_1_1             |        0|   1|    0|   40|    0|
    |mul_24s_10ns_34_1_1_U18            |mul_24s_10ns_34_1_1             |        0|   1|    0|   40|    0|
    |mul_24s_10s_34_1_1_U9              |mul_24s_10s_34_1_1              |        0|   1|    0|   40|    0|
    |mul_24s_10s_34_1_1_U15             |mul_24s_10s_34_1_1              |        0|   1|    0|   40|    0|
    |mul_24s_10s_34_1_1_U19             |mul_24s_10s_34_1_1              |        0|   1|    0|   40|    0|
    |mul_24s_11ns_35_1_1_U12            |mul_24s_11ns_35_1_1             |        0|   1|    0|   40|    0|
    |mul_24s_11ns_35_1_1_U16            |mul_24s_11ns_35_1_1             |        0|   1|    0|   40|    0|
    |mul_24s_11s_35_1_1_U10             |mul_24s_11s_35_1_1              |        0|   1|    0|   40|    0|
    |mul_24s_11s_35_1_1_U20             |mul_24s_11s_35_1_1              |        0|   1|    0|   40|    0|
    |mul_24s_12ns_36_1_1_U14            |mul_24s_12ns_36_1_1             |        0|   1|    0|   40|    0|
    |mul_24s_12ns_36_1_1_U17            |mul_24s_12ns_36_1_1             |        0|   1|    0|   40|    0|
    |sitodp_32s_64_6_no_dsp_1_U6        |sitodp_32s_64_6_no_dsp_1        |        0|   0|    0|    0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U3       |sitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |sparsemux_33_4_24_1_1_U8           |sparsemux_33_4_24_1_1           |        0|   0|    0|   65|    0|
    |sparsemux_9_3_24_1_1_U11           |sparsemux_9_3_24_1_1            |        0|   0|    0|   13|    0|
    |sparsemux_9_3_24_1_1_U21           |sparsemux_9_3_24_1_1            |        0|   0|    0|   13|    0|
    |srem_17ns_17ns_17_21_1_U7          |srem_17ns_17ns_17_21_1          |        0|   0|  732|  559|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  27| 2168| 2428|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                 Memory                                |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_U  |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_U     |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3000|   24|     1|        72000|
    +-----------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                  |                                                                                |       96|  0|   0|    0| 48000|  384|    16|      1152000|
    +-----------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |temp1_fifo_U  |        0|  99|   0|    -|     8|   25|      200|
    |temp2_fifo_U  |        0|  99|   0|    -|     8|   25|      200|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 198|   0|    0|    16|   50|      400|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+----+---+-----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+-----+------------+------------+
    |acc_1_fu_1933_p2                         |         +|   0|  0|   24|          24|          24|
    |acc_2_fu_2111_p2                         |         +|   0|  0|   24|          24|          24|
    |acc_fu_1782_p2                           |         +|   0|  0|   24|          24|          24|
    |add_ln27_10_fu_1854_p2                   |         +|   0|  0|   30|          23|           1|
    |add_ln27_11_fu_1640_p2                   |         +|   0|  0|   30|          23|           1|
    |add_ln27_12_fu_1472_p2                   |         +|   0|  0|   30|          23|           1|
    |add_ln27_13_fu_1502_p2                   |         +|   0|  0|   28|          21|           1|
    |add_ln27_14_fu_1872_p2                   |         +|   0|  0|   30|          23|          23|
    |add_ln27_15_fu_1525_p2                   |         +|   0|  0|   30|          23|          23|
    |add_ln27_16_fu_1927_p2                   |         +|   0|  0|   24|          24|          24|
    |add_ln27_18_fu_1885_p2                   |         +|   0|  0|   29|          22|           1|
    |add_ln27_19_fu_2000_p2                   |         +|   0|  0|   30|          23|           1|
    |add_ln27_1_fu_1738_p2                    |         +|   0|  0|   29|          22|           1|
    |add_ln27_20_fu_2052_p2                   |         +|   0|  0|   29|          22|           1|
    |add_ln27_21_fu_906_p2                    |         +|   0|  0|   28|          21|           1|
    |add_ln27_22_fu_1907_p2                   |         +|   0|  0|   30|          23|          23|
    |add_ln27_23_fu_2095_p2                   |         +|   0|  0|   30|          23|          23|
    |add_ln27_24_fu_2105_p2                   |         +|   0|  0|   24|          24|          24|
    |add_ln27_2_fu_1443_p2                    |         +|   0|  0|   30|          23|           1|
    |add_ln27_3_fu_1238_p2                    |         +|   0|  0|   29|          22|           1|
    |add_ln27_4_fu_1268_p2                    |         +|   0|  0|   28|          21|           1|
    |add_ln27_5_fu_1756_p2                    |         +|   0|  0|   29|          22|          22|
    |add_ln27_6_fu_1291_p2                    |         +|   0|  0|   29|          22|          22|
    |add_ln27_7_fu_1776_p2                    |         +|   0|  0|   24|          24|          24|
    |add_ln27_9_fu_1821_p2                    |         +|   0|  0|   28|          21|           1|
    |add_ln27_fu_1705_p2                      |         +|   0|  0|   28|          21|           1|
    |grp_fu_719_p0                            |         +|   0|  0|   24|          17|           1|
    |sub_ln142_1_fu_1014_p2                   |         -|   0|  0|   19|           1|          12|
    |sub_ln142_2_fu_1123_p2                   |         -|   0|  0|   31|           1|          24|
    |sub_ln142_fu_978_p2                      |         -|   0|  0|   19|          11|          12|
    |sub_ln143_1_fu_2215_p2                   |         -|   0|  0|   16|           1|           9|
    |sub_ln143_2_fu_2317_p2                   |         -|   0|  0|   31|           1|          24|
    |sub_ln143_fu_2175_p2                     |         -|   0|  0|   16|           8|           9|
    |sub_ln30_fu_655_p2                       |         -|   0|  0|   39|           1|          32|
    |and_ln142_1_fu_1085_p2                   |       and|   0|  0|    2|           1|           1|
    |and_ln142_fu_1067_p2                     |       and|   0|  0|    2|           1|           1|
    |and_ln143_1_fu_2280_p2                   |       and|   0|  0|    2|           1|           1|
    |and_ln143_fu_2262_p2                     |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001_grp4           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage11_11001               |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001_grp2           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_01001_grp3           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage5_11001                |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage9_01001_grp8           |       and|   0|  0|    2|           1|           1|
    |ap_block_state21_pp0_stage0_iter1_grp4   |       and|   0|  0|    2|           1|           1|
    |ap_block_state31_pp0_stage10_iter1_grp6  |       and|   0|  0|    2|           1|           1|
    |ap_block_state50_pp0_stage9_iter2_grp8   |       and|   0|  0|    2|           1|           1|
    |ap_condition_995                         |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1064_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1085_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1101_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1117_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1133_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1149_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1165_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1181_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1197_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1213_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1229_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1245_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1261_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1277_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1293_state20            |       and|   0|  0|    2|           1|           1|
    |ap_predicate_pred1309_state20            |       and|   0|  0|    2|           1|           1|
    |icmp_ln142_1_fu_1031_p2                  |      icmp|   0|  0|   18|          11|          11|
    |icmp_ln142_2_fu_984_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln142_3_fu_990_p2                   |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln142_4_fu_1020_p2                  |      icmp|   0|  0|   19|          12|           5|
    |icmp_ln142_fu_1026_p2                    |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln143_1_fu_2232_p2                  |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln143_2_fu_2185_p2                  |      icmp|   0|  0|   16|           9|           1|
    |icmp_ln143_3_fu_2191_p2                  |      icmp|   0|  0|   16|           9|           5|
    |icmp_ln143_4_fu_2221_p2                  |      icmp|   0|  0|   16|           9|           5|
    |icmp_ln143_fu_2227_p2                    |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln27_10_fu_925_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_11_fu_1994_p2                  |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_12_fu_2046_p2                  |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_13_fu_901_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_1_fu_1549_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_2_fu_1437_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_3_fu_1203_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_4_fu_1263_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_5_fu_1815_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_6_fu_1762_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_7_fu_1634_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_8_fu_1335_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_9_fu_1497_p2                   |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln27_fu_1699_p2                     |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln29_fu_637_p2                      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln30_fu_665_p2                      |      icmp|   0|  0|   39|          32|          32|
    |lshr_ln142_fu_1004_p2                    |      lshr|   0|  0|  161|          54|          54|
    |lshr_ln143_fu_2201_p2                    |      lshr|   0|  0|   67|          24|          24|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage10_01001_grp6          |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage10_11001               |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp2    |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0_grp3    |        or|   0|  0|    2|           1|           1|
    |or_ln142_fu_1073_p2                      |        or|   0|  0|    2|           1|           1|
    |or_ln143_fu_2268_p2                      |        or|   0|  0|    2|           1|           1|
    |output_value_fu_1129_p3                  |    select|   0|  0|   24|           1|          24|
    |processed_sample_fu_2323_p3              |    select|   0|  0|   24|           1|          24|
    |select_ln143_fu_2207_p3                  |    select|   0|  0|   24|           1|          24|
    |select_ln27_10_fu_1719_p3                |    select|   0|  0|   21|           1|          21|
    |select_ln27_11_fu_1890_p3                |    select|   0|  0|   22|           1|          22|
    |select_ln27_12_fu_2006_p3                |    select|   0|  0|   23|           1|          23|
    |select_ln27_13_fu_2073_p3                |    select|   0|  0|   22|           1|          22|
    |select_ln27_14_fu_911_p3                 |    select|   0|  0|   21|           1|          21|
    |select_ln27_15_fu_1749_p3                |    select|   0|  0|   22|           1|          22|
    |select_ln27_16_fu_1457_p3                |    select|   0|  0|   23|           1|          23|
    |select_ln27_17_fu_1249_p3                |    select|   0|  0|   22|           1|          22|
    |select_ln27_18_fu_1280_p3                |    select|   0|  0|   21|           1|          21|
    |select_ln27_19_fu_1835_p3                |    select|   0|  0|   21|           1|          21|
    |select_ln27_1_fu_1743_p3                 |    select|   0|  0|   22|           1|          22|
    |select_ln27_20_fu_1865_p3                |    select|   0|  0|   23|           1|          23|
    |select_ln27_21_fu_1654_p3                |    select|   0|  0|   23|           1|          23|
    |select_ln27_22_fu_1483_p3                |    select|   0|  0|   23|           1|          23|
    |select_ln27_23_fu_1514_p3                |    select|   0|  0|   21|           1|          21|
    |select_ln27_24_fu_1896_p3                |    select|   0|  0|   22|           1|          22|
    |select_ln27_25_fu_2014_p3                |    select|   0|  0|   23|           1|          23|
    |select_ln27_26_fu_2078_p3                |    select|   0|  0|   22|           1|          22|
    |select_ln27_27_fu_918_p3                 |    select|   0|  0|   21|           1|          21|
    |select_ln27_2_fu_1449_p3                 |    select|   0|  0|   23|           1|          23|
    |select_ln27_3_fu_1243_p3                 |    select|   0|  0|   22|           1|          22|
    |select_ln27_4_fu_1273_p3                 |    select|   0|  0|   21|           1|          21|
    |select_ln27_5_fu_1827_p3                 |    select|   0|  0|   21|           1|          21|
    |select_ln27_6_fu_1859_p3                 |    select|   0|  0|   23|           1|          23|
    |select_ln27_7_fu_1646_p3                 |    select|   0|  0|   23|           1|          23|
    |select_ln27_8_fu_1477_p3                 |    select|   0|  0|   23|           1|          23|
    |select_ln27_9_fu_1507_p3                 |    select|   0|  0|   21|           1|          21|
    |select_ln27_fu_1711_p3                   |    select|   0|  0|   21|           1|          21|
    |tmp_25_fu_2295_p8                        |    select|   0|  0|   24|           1|          24|
    |tmp_3_fu_1100_p6                         |    select|   0|  0|   24|           1|          24|
    |tmp_3_fu_1100_p8                         |    select|   0|  0|   24|           1|          24|
    |x_1_fu_647_p3                            |    select|   0|  0|   24|           1|          24|
    |x_fu_732_p3                              |    select|   0|  0|   24|           1|          24|
    |shl_ln142_fu_1049_p2                     |       shl|   0|  0|   67|          24|          24|
    |shl_ln143_fu_2244_p2                     |       shl|   0|  0|   67|          24|          24|
    |ap_enable_pp0                            |       xor|   0|  0|    2|           1|           2|
    |xor_ln142_1_fu_1079_p2                   |       xor|   0|  0|    2|           1|           2|
    |xor_ln142_fu_1061_p2                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln143_1_fu_2274_p2                   |       xor|   0|  0|    2|           1|           2|
    |xor_ln143_fu_2256_p2                     |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                    |          |   0|  0| 2769|        1242|        1521|
    +-----------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                        Name                                        | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                           |  106|         21|    1|         21|
    |ap_enable_reg_pp0_iter0                                                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                             |    9|          2|    1|          2|
    |ap_sig_allocacmp_delay_index_load                                                   |    9|          2|   17|         34|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_address0_local  |   13|          3|   12|         36|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_address0_local     |   13|          3|   12|         36|
    |grp_fu_590_p0                                                                       |   13|          3|   32|         96|
    |grp_fu_590_p1                                                                       |   13|          3|   32|         96|
    |grp_fu_595_p1                                                                       |   17|          4|   32|        128|
    |grp_fu_600_p0                                                                       |   29|          7|   32|        224|
    |grp_fu_617_p0                                                                       |   13|          3|   32|         96|
    |in_r_TDATA_blk_n                                                                    |    9|          2|    1|          2|
    |out_r_TDATA_blk_n                                                                   |    9|          2|    1|          2|
    |out_r_TDATA_int_regslice                                                            |   13|          3|   64|        192|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_address0_local     |   13|          3|   12|         36|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_address0_local     |   13|          3|   12|         36|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_address0_local     |   13|          3|   12|         36|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_address0_local     |   13|          3|   12|         36|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_address0_local     |   13|          3|   12|         36|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_address0_local     |   13|          3|   12|         36|
    |temp1_din                                                                           |   13|          3|   25|         75|
    |temp2_din                                                                           |   13|          3|   25|         75|
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                               |  483|        108|  488|       1621|
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln27_14_reg_2818                                                                    |  23|   0|   23|          0|
    |add_ln27_15_reg_2759                                                                    |  23|   0|   23|          0|
    |add_ln27_20_reg_2854                                                                    |  22|   0|   22|          0|
    |add_ln27_22_reg_2823                                                                    |  23|   0|   23|          0|
    |add_ln27_5_reg_2808                                                                     |  22|   0|   22|          0|
    |add_ln27_6_reg_2688                                                                     |  22|   0|   22|          0|
    |ap_CS_fsm                                                                               |  20|   0|   20|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg                                               |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg_iter0                                         |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg_iter0                                         |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp4_done_reg                                               |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp0_done_reg                                              |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp6_done_reg                                              |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp0_done_reg                                              |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg                                               |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg                                               |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg                                               |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp0_done_reg                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |ap_predicate_pred1064_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1085_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1101_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1117_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1133_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1149_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1165_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1181_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1197_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1213_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1229_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1245_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1261_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1277_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1293_state20                                                           |   1|   0|    1|          0|
    |ap_predicate_pred1309_state20                                                           |   1|   0|    1|          0|
    |conv_i_i_reg_2529                                                                       |  64|   0|   64|          0|
    |delay_index                                                                             |  17|   0|   17|          0|
    |echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_reg_2479       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_reg_2409       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_reg_2414       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_reg_2419       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_reg_2424       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_reg_2429       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_reg_2434       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_reg_2439       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_reg_2444       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_reg_2449       |  12|   0|   12|          0|
    |echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_reg_2404          |  12|   0|   12|          0|
    |enable_distortion_read_reg_2357                                                         |   1|   0|    1|          0|
    |enable_echo_read_reg_2353                                                               |   1|   0|    1|          0|
    |enable_eq_read_reg_2349                                                                 |   1|   0|    1|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high                  |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1                |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2                |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3                |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_reg_2556  |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low                   |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1                 |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2                 |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3                 |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_reg_2644     |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid                   |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1                 |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2                 |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3                 |  24|   0|   24|          0|
    |eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_reg_2693     |  24|   0|   24|          0|
    |gain_high_1_reg_2534                                                                    |  32|   0|   32|          0|
    |gain_high_1_reg_2534_pp0_iter1_reg                                                      |  32|   0|   32|          0|
    |gain_low_1_reg_2514                                                                     |  32|   0|   32|          0|
    |gain_low_1_reg_2514_pp0_iter1_reg                                                       |  32|   0|   32|          0|
    |gain_mid_1_reg_2524                                                                     |  32|   0|   32|          0|
    |gain_mid_1_reg_2524_pp0_iter1_reg                                                       |  32|   0|   32|          0|
    |icmp_ln142_2_reg_2614                                                                   |   1|   0|    1|          0|
    |icmp_ln142_3_reg_2619                                                                   |   1|   0|    1|          0|
    |icmp_ln142_4_reg_2634                                                                   |   1|   0|    1|          0|
    |icmp_ln143_2_reg_2930                                                                   |   1|   0|    1|          0|
    |icmp_ln143_4_reg_2945                                                                   |   1|   0|    1|          0|
    |icmp_ln27_10_reg_2583                                                                   |   1|   0|    1|          0|
    |icmp_ln27_12_reg_2849                                                                   |   1|   0|    1|          0|
    |icmp_ln27_1_reg_2776                                                                    |   1|   0|    1|          0|
    |icmp_ln27_3_reg_2666                                                                    |   1|   0|    1|          0|
    |icmp_ln27_6_reg_2813                                                                    |   1|   0|    1|          0|
    |icmp_ln27_8_reg_2715                                                                    |   1|   0|    1|          0|
    |icmp_ln30_reg_2389                                                                      |   1|   0|    1|          0|
    |input_sample_data_2_reg_2764                                                            |  24|   0|   24|          0|
    |input_sample_last_1_reg_2770                                                            |   1|   0|    1|          0|
    |input_sample_last_1_reg_2770_pp0_iter2_reg                                              |   1|   0|    1|          0|
    |input_sample_last_reg_2504                                                              |   1|   0|    1|          0|
    |mul_i23_i_reg_2889                                                                      |  32|   0|   32|          0|
    |mul_i_i1_reg_2899                                                                       |  32|   0|   32|          0|
    |mul_ln27_10_reg_2539                                                                    |  34|   0|   34|          0|
    |mul_ln27_1_reg_2737                                                                     |  35|   0|   35|          0|
    |mul_ln27_2_reg_2649                                                                     |  35|   0|   35|          0|
    |mul_ln27_3_reg_2671                                                                     |  34|   0|   34|          0|
    |mul_ln27_5_reg_2781                                                                     |  36|   0|   36|          0|
    |mul_ln27_6_reg_2698                                                                     |  36|   0|   36|          0|
    |mul_ln27_7_reg_2720                                                                     |  34|   0|   34|          0|
    |mul_ln27_8_reg_2561                                                                     |  35|   0|   35|          0|
    |mul_ln27_9_reg_2838                                                                     |  35|   0|   35|          0|
    |output_value_reg_2639                                                                   |  24|   0|   24|          0|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_reg_2454          |  12|   0|   12|          0|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_reg_2459          |  12|   0|   12|          0|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_reg_2464          |  12|   0|   12|          0|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_reg_2469          |  12|   0|   12|          0|
    |p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_reg_2474          |  12|   0|   12|          0|
    |sample_in_data_reg_2373                                                                 |  24|   0|   24|          0|
    |sample_in_last_reg_2378                                                                 |   1|   0|    1|          0|
    |select_ln143_reg_2935                                                                   |  24|   0|   24|          0|
    |select_ln27_16_reg_2754                                                                 |  23|   0|   23|          0|
    |select_ln27_21_reg_2798                                                                 |  23|   0|   23|          0|
    |select_ln27_25_reg_2833                                                                 |  23|   0|   23|          0|
    |select_ln27_27_reg_2578                                                                 |  21|   0|   21|          0|
    |sext_ln27_reg_2803                                                                      |  34|   0|   34|          0|
    |sub_ln142_1_reg_2629                                                                    |  12|   0|   12|          0|
    |sub_ln143_1_reg_2940                                                                    |   9|   0|    9|          0|
    |tmp_11_cast_reg_2742                                                                    |  22|   0|   22|          0|
    |tmp_19_cast_reg_2654                                                                    |  22|   0|   22|          0|
    |tmp_22_cast_reg_2676                                                                    |  21|   0|   21|          0|
    |tmp_23_reg_2914                                                                         |   1|   0|    1|          0|
    |tmp_24_reg_2919                                                                         |   8|   0|    8|          0|
    |tmp_29_cast_cast_reg_2786                                                               |  23|   0|   23|          0|
    |tmp_36_cast_cast_reg_2703                                                               |  23|   0|   23|          0|
    |tmp_36_cast_reg_2725                                                                    |  21|   0|   21|          0|
    |tmp_39_cast_reg_2566                                                                    |  22|   0|   22|          0|
    |tmp_46_cast_reg_2843                                                                    |  22|   0|   22|          0|
    |tmp_49_cast_reg_2544                                                                    |  21|   0|   21|          0|
    |tmp_8_reg_2603                                                                          |  11|   0|   11|          0|
    |tmp_reg_2598                                                                            |   1|   0|    1|          0|
    |trunc_ln142_2_reg_2608                                                                  |  24|   0|   24|          0|
    |trunc_ln142_3_reg_2624                                                                  |  24|   0|   24|          0|
    |trunc_ln142_reg_2593                                                                    |  63|   0|   63|          0|
    |trunc_ln143_reg_2909                                                                    |  31|   0|   31|          0|
    |trunc_ln27_10_reg_2573                                                                  |  12|   0|   12|          0|
    |trunc_ln27_13_reg_2551                                                                  |  12|   0|   12|          0|
    |trunc_ln27_1_reg_2749                                                                   |  12|   0|   12|          0|
    |trunc_ln27_3_reg_2661                                                                   |  12|   0|   12|          0|
    |trunc_ln27_4_reg_2683                                                                   |  12|   0|   12|          0|
    |trunc_ln27_6_reg_2793                                                                   |  12|   0|   12|          0|
    |trunc_ln27_8_reg_2710                                                                   |  12|   0|   12|          0|
    |trunc_ln27_9_reg_2732                                                                   |  12|   0|   12|          0|
    |trunc_ln28_reg_2399                                                                     |   4|   0|    4|          0|
    |x_1_reg_2384                                                                            |  24|   0|   24|          0|
    |x_2_reg_2394                                                                            |  24|   0|   24|          0|
    |zext_ln143_1_cast_reg_2924                                                              |  23|   0|   24|          1|
    |enable_eq_read_reg_2349                                                                 |  64|  32|    1|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |2243|  32| 2181|          1|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  master_audio_control|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  master_audio_control|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  master_audio_control|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  master_audio_control|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  master_audio_control|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  master_audio_control|  return value|
|in_r_TDATA         |   in|   64|        axis|                  in_r|       pointer|
|in_r_TVALID        |   in|    1|        axis|                  in_r|       pointer|
|in_r_TREADY        |  out|    1|        axis|                  in_r|       pointer|
|out_r_TDATA        |  out|   64|        axis|                 out_r|       pointer|
|out_r_TVALID       |  out|    1|        axis|                 out_r|       pointer|
|out_r_TREADY       |   in|    1|        axis|                 out_r|       pointer|
|enable_distortion  |   in|    1|     ap_none|     enable_distortion|        scalar|
|enable_echo        |   in|    1|     ap_none|           enable_echo|        scalar|
|enable_eq          |   in|    1|     ap_none|             enable_eq|        scalar|
|hard_clip_level    |   in|   32|     ap_none|       hard_clip_level|        scalar|
|gain_low           |   in|   32|     ap_none|              gain_low|        scalar|
|gain_mid           |   in|   32|     ap_none|              gain_mid|        scalar|
|gain_high          |   in|   32|     ap_none|             gain_high|        scalar|
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 20, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.69>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gain_low_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_low"   --->   Operation 52 'read' 'gain_low_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%hard_clip_level_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hard_clip_level"   --->   Operation 53 'read' 'hard_clip_level_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%enable_eq_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_eq"   --->   Operation 54 'read' 'enable_eq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%enable_echo_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_echo"   --->   Operation 55 'read' 'enable_echo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%enable_distortion_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_distortion"   --->   Operation 56 'read' 'enable_distortion_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp1 = alloca i64 1"   --->   Operation 57 'alloca' 'temp1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp2 = alloca i64 1"   --->   Operation 58 'alloca' 'temp2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_1 : Operation 59 [1/1] (0.45ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [distortion.cpp:16->control.cpp:20]   --->   Operation 59 'read' 'in_r_read' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sample_in_data = trunc i64 %in_r_read" [distortion.cpp:16->control.cpp:20]   --->   Operation 60 'trunc' 'sample_in_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sample_in_last = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %in_r_read, i64 32" [distortion.cpp:16->control.cpp:20]   --->   Operation 61 'bitselect' 'sample_in_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %enable_distortion_read, void %if.then.i, void %if.then4.i" [distortion.cpp:17->control.cpp:20]   --->   Operation 62 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i24 %sample_in_data" [distortion.cpp:29->control.cpp:20]   --->   Operation 63 'sext' 'sext_ln29' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.70ns)   --->   "%icmp_ln29 = icmp_sgt  i32 %sext_ln29, i32 %hard_clip_level_read" [distortion.cpp:29->control.cpp:20]   --->   Operation 64 'icmp' 'icmp_ln29' <Predicate = (enable_distortion_read)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %hard_clip_level_read" [distortion.cpp:29->control.cpp:20]   --->   Operation 65 'trunc' 'trunc_ln29' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.83ns)   --->   "%x_1 = select i1 %icmp_ln29, i24 %trunc_ln29, i24 %sample_in_data" [distortion.cpp:29->control.cpp:20]   --->   Operation 66 'select' 'x_1' <Predicate = (enable_distortion_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (2.70ns)   --->   "%sub_ln30 = sub i32 0, i32 %hard_clip_level_read" [distortion.cpp:30->control.cpp:20]   --->   Operation 67 'sub' 'sub_ln30' <Predicate = (enable_distortion_read)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i24 %x_1" [distortion.cpp:30->control.cpp:20]   --->   Operation 68 'sext' 'sext_ln30' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.70ns)   --->   "%icmp_ln30 = icmp_slt  i32 %sext_ln30, i32 %sub_ln30" [distortion.cpp:30->control.cpp:20]   --->   Operation 69 'icmp' 'icmp_ln30' <Predicate = (enable_distortion_read)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_2 = trunc i32 %sub_ln30" [distortion.cpp:30->control.cpp:20]   --->   Operation 70 'trunc' 'x_2' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %enable_echo_read, void %if.then.i4, void %if.end.i_ifconv" [echo.cpp:21->control.cpp:23]   --->   Operation 71 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%delay_index_load = load i17 %delay_index" [echo.cpp:28->control.cpp:23]   --->   Operation 72 'load' 'delay_index_load' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i17 %delay_index_load" [echo.cpp:28->control.cpp:23]   --->   Operation 73 'trunc' 'trunc_ln28' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %delay_index_load, i32 4, i32 15" [echo.cpp:28->control.cpp:23]   --->   Operation 74 'partselect' 'lshr_ln' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %lshr_ln" [echo.cpp:28->control.cpp:23]   --->   Operation 75 'zext' 'zext_ln28' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 76 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 77 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 78 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 79 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 80 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 81 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 82 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 83 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 84 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 85 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 86 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 87 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 88 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 89 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 90 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 91 'getelementptr' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 92 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 93 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 94 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 95 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 96 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 96 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 97 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 98 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 99 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 100 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 101 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 102 'load' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 103 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 104 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 105 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 106 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 106 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 = load i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer" [echo.cpp:28->control.cpp:23]   --->   Operation 107 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 108 [1/1] (1.77ns)   --->   "%switch_ln34 = switch i4 %trunc_ln28, void %arrayidx.case.15.i, i4 0, void %arrayidx.case.0.i, i4 1, void %arrayidx.case.1.i, i4 2, void %arrayidx.case.2.i, i4 3, void %arrayidx.case.3.i, i4 4, void %arrayidx.case.4.i, i4 5, void %arrayidx.case.5.i, i4 6, void %arrayidx.case.6.i, i4 7, void %arrayidx.case.7.i, i4 8, void %arrayidx.case.8.i, i4 9, void %arrayidx.case.9.i, i4 10, void %arrayidx.case.10.i, i4 11, void %arrayidx.case.11.i, i4 12, void %arrayidx.case.12.i, i4 13, void %arrayidx.case.13.i, i4 14, void %arrayidx.case.14.i" [echo.cpp:34->control.cpp:23]   --->   Operation 108 'switch' 'switch_ln34' <Predicate = (enable_echo_read)> <Delay = 1.77>
ST_1 : Operation 109 [1/1] (2.18ns)   --->   "%add_ln37 = add i17 %delay_index_load, i17 1" [echo.cpp:37->control.cpp:23]   --->   Operation 109 'add' 'add_ln37' <Predicate = (enable_echo_read)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [21/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 110 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [6/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 111 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %enable_eq_read, void %if.then.i11, void %if.end.i18_ifconv" [eq.cpp:53->control.cpp:26]   --->   Operation 112 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 11.3>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gain_mid_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_mid"   --->   Operation 113 'read' 'gain_mid_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %sample_in_last, i24 %sample_in_data" [distortion.cpp:18->control.cpp:20]   --->   Operation 114 'bitconcatenate' 'p_1' <Predicate = (!enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp1, i25 %p_1" [distortion.cpp:18->control.cpp:20]   --->   Operation 115 'write' 'write_ln18' <Predicate = (!enable_distortion_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit" [distortion.cpp:19->control.cpp:20]   --->   Operation 116 'br' 'br_ln19' <Predicate = (!enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.83ns)   --->   "%x = select i1 %icmp_ln30, i24 %x_2, i24 %x_1" [distortion.cpp:30->control.cpp:20]   --->   Operation 117 'select' 'x' <Predicate = (enable_distortion_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %sample_in_last, i24 %x" [distortion.cpp:42->control.cpp:20]   --->   Operation 118 'bitconcatenate' 'p_s' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp1, i25 %p_s" [distortion.cpp:42->control.cpp:20]   --->   Operation 119 'write' 'write_ln42' <Predicate = (enable_distortion_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln43 = br void %_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit" [distortion.cpp:43->control.cpp:20]   --->   Operation 120 'br' 'br_ln43' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 121 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 122 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 123 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 124 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 124 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 125 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 126 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 127 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 128 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 128 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 129 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 129 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 130 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 131 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 131 'load' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 132 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 133 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 133 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 134 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 134 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 135 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 = load i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer" [echo.cpp:28->control.cpp:23]   --->   Operation 136 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 137 [1/1] (2.06ns)   --->   "%delayed_sample = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load, i4 1, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load, i4 2, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load, i4 3, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load, i4 4, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load, i4 5, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load, i4 6, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load, i4 7, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load, i4 8, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load, i4 9, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load, i4 10, i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load, i4 11, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23, i4 12, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24, i4 13, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25, i4 14, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26, i4 15, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27, i24 0, i4 %trunc_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 137 'sparsemux' 'delayed_sample' <Predicate = (enable_echo_read)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i24 %delayed_sample" [echo.cpp:31->control.cpp:23]   --->   Operation 138 'sext' 'sext_ln31' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_2 : Operation 139 [6/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 139 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 140 [20/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 140 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [5/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 141 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 142 [6/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 142 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.67>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [control.cpp:11]   --->   Operation 143 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [control.cpp:6]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%gain_high_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_high"   --->   Operation 145 'read' 'gain_high_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_distortion"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_distortion, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_echo"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_echo, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_eq"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_eq, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hard_clip_level"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hard_clip_level, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_low"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_low, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_mid"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_mid, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_high"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_high, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @temp1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i25 %temp1, i25 %temp1"   --->   Operation 164 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %temp1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @temp2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i25 %temp2, i25 %temp2"   --->   Operation 166 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %temp2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] ( I:3.65ns O:3.65ns )   --->   "%temp1_read = read i25 @_ssdm_op_Read.ap_fifo.volatile.i25P0A, i25 %temp1" [echo.cpp:20->control.cpp:23]   --->   Operation 168 'read' 'temp1_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%input_sample_data = trunc i25 %temp1_read" [echo.cpp:20->control.cpp:23]   --->   Operation 169 'trunc' 'input_sample_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%input_sample_last = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %temp1_read, i32 24" [echo.cpp:20->control.cpp:23]   --->   Operation 170 'bitselect' 'input_sample_last' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp2, i25 %temp1_read" [echo.cpp:22->control.cpp:23]   --->   Operation 171 'write' 'write_ln22' <Predicate = (!enable_echo_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln23 = br void %_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit" [echo.cpp:23->control.cpp:23]   --->   Operation 172 'br' 'br_ln23' <Predicate = (!enable_echo_read)> <Delay = 0.00>
ST_3 : Operation 173 [5/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 173 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i24 %input_sample_data" [echo.cpp:31->control.cpp:23]   --->   Operation 174 'sext' 'sext_ln31_1' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_3 : Operation 175 [6/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 175 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 176 [19/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 176 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [4/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 177 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 178 [5/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 178 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 179 [6/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 179 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 180 [4/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 180 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 181 [5/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 181 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 182 [18/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 182 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [3/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 183 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 184 [4/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 184 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 185 [5/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 185 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 186 [3/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 186 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 187 [4/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 187 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 188 [17/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 188 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [2/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 189 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 190 [3/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 190 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 191 [4/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 191 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 192 [2/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 192 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 193 [3/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 193 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 194 [16/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 194 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 195 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 196 [2/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 196 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 197 [3/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 197 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.8>
ST_7 : Operation 198 [1/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 198 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 199 [7/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 199 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [2/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 200 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 201 [15/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 201 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 202 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 203 [2/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 203 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 204 [6/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 204 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 205 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 206 [14/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 206 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 207 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 208 [5/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 208 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [13/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 209 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.82>
ST_10 : Operation 210 [4/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 210 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [12/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 211 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 212 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln27_20 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 213 'sext' 'sext_ln27_20' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (6.65ns)   --->   "%mul_ln27_10 = mul i34 %sext_ln27_20, i34 17179868774" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 214 'mul' 'mul_ln27_10' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_49_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_10, i32 12, i32 32" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 215 'partselect' 'tmp_49_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = trunc i34 %mul_ln27_10" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 216 'trunc' 'trunc_ln27_13' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.82>
ST_11 : Operation 217 [3/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 217 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [11/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 218 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 219 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln27_15 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 220 'sext' 'sext_ln27_15' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (6.65ns)   --->   "%mul_ln27_8 = mul i35 %sext_ln27_15, i35 34359737753" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 221 'mul' 'mul_ln27_8' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_39_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_8, i32 12, i32 33" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 222 'partselect' 'tmp_39_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = trunc i35 %mul_ln27_8" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 223 'trunc' 'trunc_ln27_10' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_27)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_10, i32 33" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 224 'bitselect' 'tmp_22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (2.13ns)   --->   "%icmp_ln27_13 = icmp_ne  i12 %trunc_ln27_13, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 225 'icmp' 'icmp_ln27_13' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (2.31ns)   --->   "%add_ln27_21 = add i21 %tmp_49_cast, i21 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 226 'add' 'add_ln27_21' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_27)   --->   "%select_ln27_14 = select i1 %icmp_ln27_13, i21 %add_ln27_21, i21 %tmp_49_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 227 'select' 'select_ln27_14' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_27 = select i1 %tmp_22, i21 %select_ln27_14, i21 %tmp_49_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 228 'select' 'select_ln27_27' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.82>
ST_12 : Operation 229 [2/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 229 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [10/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 230 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (2.13ns)   --->   "%icmp_ln27_10 = icmp_ne  i12 %trunc_ln27_10, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 231 'icmp' 'icmp_ln27_10' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 13.9>
ST_13 : Operation 232 [1/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 232 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [7/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 233 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [9/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 234 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.12>
ST_14 : Operation 235 [6/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 235 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [8/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 236 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.12>
ST_15 : Operation 237 [5/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 237 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [7/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 238 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.12>
ST_16 : Operation 239 [4/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 239 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [6/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 240 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.12>
ST_17 : Operation 241 [3/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 241 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [5/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 242 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.12>
ST_18 : Operation 243 [2/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 243 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [4/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 244 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 13.5>
ST_19 : Operation 245 [1/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 245 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %val" [echo.cpp:31->control.cpp:23]   --->   Operation 246 'bitcast' 'bitcast_ln716' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %bitcast_ln716" [echo.cpp:31->control.cpp:23]   --->   Operation 247 'trunc' 'trunc_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [echo.cpp:31->control.cpp:23]   --->   Operation 248 'bitselect' 'tmp' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52" [echo.cpp:31->control.cpp:23]   --->   Operation 249 'partselect' 'tmp_8' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i11 %tmp_8" [echo.cpp:31->control.cpp:23]   --->   Operation 250 'zext' 'zext_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i64 %bitcast_ln716" [echo.cpp:31->control.cpp:23]   --->   Operation 251 'trunc' 'trunc_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = trunc i64 %bitcast_ln716" [echo.cpp:31->control.cpp:23]   --->   Operation 252 'trunc' 'trunc_ln142_2' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln142_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 253 'bitconcatenate' 'zext_ln142_1_cast' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i53 %zext_ln142_1_cast" [echo.cpp:31->control.cpp:23]   --->   Operation 254 'zext' 'zext_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (2.13ns)   --->   "%sub_ln142 = sub i12 1075, i12 %zext_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 255 'sub' 'sub_ln142' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (2.13ns)   --->   "%icmp_ln142_2 = icmp_sgt  i12 %sub_ln142, i12 0" [echo.cpp:31->control.cpp:23]   --->   Operation 256 'icmp' 'icmp_ln142_2' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (2.13ns)   --->   "%icmp_ln142_3 = icmp_slt  i12 %sub_ln142, i12 54" [echo.cpp:31->control.cpp:23]   --->   Operation 257 'icmp' 'icmp_ln142_3' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i12 %sub_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 258 'sext' 'sext_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i32 %sext_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 259 'zext' 'zext_ln142_2' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (4.28ns)   --->   "%lshr_ln142 = lshr i54 %zext_ln142_1, i54 %zext_ln142_2" [echo.cpp:31->control.cpp:23]   --->   Operation 260 'lshr' 'lshr_ln142' <Predicate = (enable_echo_read)> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln142_3 = trunc i54 %lshr_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 261 'trunc' 'trunc_ln142_3' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (2.13ns)   --->   "%sub_ln142_1 = sub i12 0, i12 %sub_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 262 'sub' 'sub_ln142_1' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (2.13ns)   --->   "%icmp_ln142_4 = icmp_slt  i12 %sub_ln142_1, i12 24" [echo.cpp:31->control.cpp:23]   --->   Operation 263 'icmp' 'icmp_ln142_4' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [3/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 264 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.8>
ST_20 : Operation 265 [1/1] (3.53ns)   --->   "%icmp_ln142 = icmp_eq  i63 %trunc_ln142, i63 0" [echo.cpp:31->control.cpp:23]   --->   Operation 265 'icmp' 'icmp_ln142' <Predicate = (enable_echo_read)> <Delay = 3.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (2.12ns)   --->   "%icmp_ln142_1 = icmp_eq  i11 %tmp_8, i11 1075" [echo.cpp:31->control.cpp:23]   --->   Operation 266 'icmp' 'icmp_ln142_1' <Predicate = (enable_echo_read)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.83ns)   --->   "%select_ln142 = select i1 %icmp_ln142_3, i24 %trunc_ln142_3, i24 0" [echo.cpp:31->control.cpp:23]   --->   Operation 267 'select' 'select_ln142' <Predicate = (enable_echo_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i12 %sub_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 268 'sext' 'sext_ln142_2' <Predicate = (enable_echo_read & icmp_ln142_4)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln142_2cast = trunc i32 %sext_ln142_2" [echo.cpp:31->control.cpp:23]   --->   Operation 269 'trunc' 'sext_ln142_2cast' <Predicate = (enable_echo_read & icmp_ln142_4)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (3.88ns)   --->   "%shl_ln142 = shl i24 %trunc_ln142_2, i24 %sext_ln142_2cast" [echo.cpp:31->control.cpp:23]   --->   Operation 270 'shl' 'shl_ln142' <Predicate = (enable_echo_read & icmp_ln142_4)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.83ns)   --->   "%select_ln142_1 = select i1 %icmp_ln142_4, i24 %shl_ln142, i24 0" [echo.cpp:31->control.cpp:23]   --->   Operation 271 'select' 'select_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%xor_ln142 = xor i1 %icmp_ln142, i1 1" [echo.cpp:31->control.cpp:23]   --->   Operation 272 'xor' 'xor_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %icmp_ln142_1, i1 %xor_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 273 'and' 'and_ln142' <Predicate = (enable_echo_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_1)   --->   "%or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 274 'or' 'or_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_1)   --->   "%xor_ln142_1 = xor i1 %or_ln142, i1 1" [echo.cpp:31->control.cpp:23]   --->   Operation 275 'xor' 'xor_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln142_1 = and i1 %icmp_ln142_2, i1 %xor_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 276 'and' 'and_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln142, i1 %and_ln142, i1 %and_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 277 'bitconcatenate' 'sel_tmp6' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (1.64ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i3, i3 4, i24 0, i3 2, i24 %trunc_ln142_2, i3 1, i24 %select_ln142, i3 0, i24 %select_ln142_1, i24 0, i3 %sel_tmp6" [echo.cpp:31->control.cpp:23]   --->   Operation 278 'sparsemux' 'tmp_3' <Predicate = (enable_echo_read)> <Delay = 1.64> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (2.42ns)   --->   "%sub_ln142_2 = sub i24 0, i24 %tmp_3" [echo.cpp:31->control.cpp:23]   --->   Operation 279 'sub' 'sub_ln142_2' <Predicate = (enable_echo_read & tmp)> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.83ns)   --->   "%output_value = select i1 %tmp, i24 %sub_ln142_2, i24 %tmp_3" [echo.cpp:31->control.cpp:23]   --->   Operation 280 'select' 'output_value' <Predicate = (enable_echo_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 281 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 282 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 14)> <Delay = 0.00>
ST_20 : Operation 283 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 283 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 284 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 13)> <Delay = 0.00>
ST_20 : Operation 285 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 285 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 286 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 12)> <Delay = 0.00>
ST_20 : Operation 287 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 287 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 288 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 11)> <Delay = 0.00>
ST_20 : Operation 289 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 289 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 290 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 10)> <Delay = 0.00>
ST_20 : Operation 291 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 291 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 292 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 9)> <Delay = 0.00>
ST_20 : Operation 293 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 293 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 294 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 8)> <Delay = 0.00>
ST_20 : Operation 295 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 295 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 296 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 7)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 297 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 298 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 6)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 299 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 300 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 5)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 301 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 302 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 4)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 303 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 304 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 3)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 305 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 306 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 2)> <Delay = 0.00>
ST_20 : Operation 307 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 307 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 308 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 1)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 309 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 310 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 0)> <Delay = 0.00>
ST_20 : Operation 311 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer" [echo.cpp:34->control.cpp:23]   --->   Operation 311 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 312 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 15)> <Delay = 0.00>
ST_20 : Operation 313 [2/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 313 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.65>
ST_21 : Operation 314 [1/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 314 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln37 = store i17 %srem_ln37, i17 %delay_index" [echo.cpp:37->control.cpp:23]   --->   Operation 315 'store' 'store_ln37' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %input_sample_last, i24 %output_value" [echo.cpp:42->control.cpp:23]   --->   Operation 316 'bitconcatenate' 'p_2' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp2, i25 %p_2" [echo.cpp:42->control.cpp:23]   --->   Operation 317 'write' 'write_ln42' <Predicate = (enable_echo_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln43 = br void %_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit" [echo.cpp:43->control.cpp:23]   --->   Operation 318 'br' 'br_ln43' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 319 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 320 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 321 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 322 'sext' 'sext_ln27_4' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (6.65ns)   --->   "%mul_ln27_2 = mul i35 %sext_ln27_4, i35 614" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 323 'mul' 'mul_ln27_2' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_2, i32 12, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 324 'partselect' 'tmp_19_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i35 %mul_ln27_2" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 325 'trunc' 'trunc_ln27_3' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.65>
ST_22 : Operation 326 [1/1] (2.13ns)   --->   "%icmp_ln27_3 = icmp_ne  i12 %trunc_ln27_3, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 326 'icmp' 'icmp_ln27_3' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 327 'sext' 'sext_ln27_5' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (6.65ns)   --->   "%mul_ln27_3 = mul i34 %sext_ln27_5, i34 409" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 328 'mul' 'mul_ln27_3' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_22_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_3, i32 12, i32 32" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 329 'partselect' 'tmp_22_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = trunc i34 %mul_ln27_3" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 330 'trunc' 'trunc_ln27_4' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.65>
ST_23 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_2, i32 34" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 331 'bitselect' 'tmp_7' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (2.35ns)   --->   "%add_ln27_3 = add i22 %tmp_19_cast, i22 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 332 'add' 'add_ln27_3' <Predicate = (enable_eq_read & icmp_ln27_3)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%select_ln27_3 = select i1 %icmp_ln27_3, i22 %add_ln27_3, i22 %tmp_19_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 333 'select' 'select_ln27_3' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%select_ln27_17 = select i1 %tmp_7, i22 %select_ln27_3, i22 %tmp_19_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 334 'select' 'select_ln27_17' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_18)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_3, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 335 'bitselect' 'tmp_9' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (2.13ns)   --->   "%icmp_ln27_4 = icmp_ne  i12 %trunc_ln27_4, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 336 'icmp' 'icmp_ln27_4' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (2.31ns)   --->   "%add_ln27_4 = add i21 %tmp_22_cast, i21 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 337 'add' 'add_ln27_4' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_18)   --->   "%select_ln27_4 = select i1 %icmp_ln27_4, i21 %add_ln27_4, i21 %tmp_22_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 338 'select' 'select_ln27_4' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_18 = select i1 %tmp_9, i21 %select_ln27_4, i21 %tmp_22_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 339 'select' 'select_ln27_18' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%sext_ln27_6 = sext i21 %select_ln27_18" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 340 'sext' 'sext_ln27_6' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_6 = add i22 %select_ln27_17, i22 %sext_ln27_6" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 341 'add' 'add_ln27_6' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 342 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 343 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 344 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln27_12 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 345 'sext' 'sext_ln27_12' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (6.65ns)   --->   "%mul_ln27_6 = mul i36 %sext_ln27_12, i36 1228" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 346 'mul' 'mul_ln27_6' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_36_cast_cast = partselect i23 @_ssdm_op_PartSelect.i23.i36.i32.i32, i36 %mul_ln27_6, i32 12, i32 34" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 347 'partselect' 'tmp_36_cast_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = trunc i36 %mul_ln27_6" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 348 'trunc' 'trunc_ln27_8' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.65>
ST_24 : Operation 349 [1/1] (2.13ns)   --->   "%icmp_ln27_8 = icmp_ne  i12 %trunc_ln27_8, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 349 'icmp' 'icmp_ln27_8' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln27_13 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 350 'sext' 'sext_ln27_13' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (6.65ns)   --->   "%mul_ln27_7 = mul i34 %sext_ln27_13, i34 17179868774" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 351 'mul' 'mul_ln27_7' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_36_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_7, i32 12, i32 32" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 352 'partselect' 'tmp_36_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = trunc i34 %mul_ln27_7" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 353 'trunc' 'trunc_ln27_9' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.65>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 354 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 355 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 356 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 357 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 358 'sext' 'sext_ln27_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (6.65ns)   --->   "%mul_ln27_1 = mul i35 %sext_ln27_2, i35 614" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 359 'mul' 'mul_ln27_1' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_1, i32 12, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 360 'partselect' 'tmp_11_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i35 %mul_ln27_1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 361 'trunc' 'trunc_ln27_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i32 1, i32 23" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 362 'partselect' 'tmp_s' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_16)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i32 23" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 363 'bitselect' 'tmp_6' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 364 'trunc' 'trunc_ln27_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_2, i11 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 365 'bitconcatenate' 'tmp_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (2.13ns)   --->   "%icmp_ln27_2 = icmp_ne  i12 %tmp_1, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 366 'icmp' 'icmp_ln27_2' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (2.38ns)   --->   "%add_ln27_2 = add i23 %tmp_s, i23 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 367 'add' 'add_ln27_2' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_16)   --->   "%select_ln27_2 = select i1 %icmp_ln27_2, i23 %add_ln27_2, i23 %tmp_s" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 368 'select' 'select_ln27_2' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27_16 = select i1 %tmp_6, i23 %select_ln27_2, i23 %tmp_s" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 369 'select' 'select_ln27_16' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln27_6, i32 35" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 370 'bitselect' 'tmp_15' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (2.38ns)   --->   "%add_ln27_12 = add i23 %tmp_36_cast_cast, i23 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 371 'add' 'add_ln27_12' <Predicate = (enable_eq_read & icmp_ln27_8)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%select_ln27_8 = select i1 %icmp_ln27_8, i23 %add_ln27_12, i23 %tmp_36_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 372 'select' 'select_ln27_8' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%select_ln27_22 = select i1 %tmp_15, i23 %select_ln27_8, i23 %tmp_36_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 373 'select' 'select_ln27_22' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_23)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_7, i32 33" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 374 'bitselect' 'tmp_16' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 375 [1/1] (2.13ns)   --->   "%icmp_ln27_9 = icmp_ne  i12 %trunc_ln27_9, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 375 'icmp' 'icmp_ln27_9' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (2.31ns)   --->   "%add_ln27_13 = add i21 %tmp_36_cast, i21 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 376 'add' 'add_ln27_13' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_23)   --->   "%select_ln27_9 = select i1 %icmp_ln27_9, i21 %add_ln27_13, i21 %tmp_36_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 377 'select' 'select_ln27_9' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_23 = select i1 %tmp_16, i21 %select_ln27_9, i21 %tmp_36_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 378 'select' 'select_ln27_23' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%sext_ln27_14 = sext i21 %select_ln27_23" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 379 'sext' 'sext_ln27_14' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (2.38ns) (out node of the LUT)   --->   "%add_ln27_15 = add i23 %select_ln27_22, i23 %sext_ln27_14" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 380 'add' 'add_ln27_15' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.65>
ST_26 : Operation 381 [1/1] ( I:3.65ns O:3.65ns )   --->   "%temp2_read = read i25 @_ssdm_op_Read.ap_fifo.volatile.i25P0A, i25 %temp2" [eq.cpp:52->control.cpp:26]   --->   Operation 381 'read' 'temp2_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%input_sample_data_2 = trunc i25 %temp2_read" [eq.cpp:52->control.cpp:26]   --->   Operation 382 'trunc' 'input_sample_data_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%input_sample_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %temp2_read, i32 24" [eq.cpp:52->control.cpp:26]   --->   Operation 383 'bitselect' 'input_sample_last_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3" [eq.cpp:24->eq.cpp:60->control.cpp:26]   --->   Operation 384 'store' 'store_ln24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (2.13ns)   --->   "%icmp_ln27_1 = icmp_ne  i12 %trunc_ln27_1, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 385 'icmp' 'icmp_ln27_1' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 386 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 387 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 388 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 389 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3" [eq.cpp:24->eq.cpp:61->control.cpp:26]   --->   Operation 390 'store' 'store_ln24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 391 'sext' 'sext_ln27_10' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (6.65ns)   --->   "%mul_ln27_5 = mul i36 %sext_ln27_10, i36 1228" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 392 'mul' 'mul_ln27_5' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_29_cast_cast = partselect i23 @_ssdm_op_PartSelect.i23.i36.i32.i32, i36 %mul_ln27_5, i32 12, i32 34" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 393 'partselect' 'tmp_29_cast_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i36 %mul_ln27_5" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 394 'trunc' 'trunc_ln27_6' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i32 1, i32 23" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 395 'partselect' 'tmp_12' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_21)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i32 23" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 396 'bitselect' 'tmp_13' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 397 'trunc' 'trunc_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_7, i11 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 398 'bitconcatenate' 'tmp_14' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (2.13ns)   --->   "%icmp_ln27_7 = icmp_ne  i12 %tmp_14, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 399 'icmp' 'icmp_ln27_7' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (2.38ns)   --->   "%add_ln27_11 = add i23 %tmp_12, i23 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 400 'add' 'add_ln27_11' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_21)   --->   "%select_ln27_7 = select i1 %icmp_ln27_7, i23 %add_ln27_11, i23 %tmp_12" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 401 'select' 'select_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27_21 = select i1 %tmp_13, i23 %select_ln27_7, i23 %tmp_12" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 402 'select' 'select_ln27_21' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3" [eq.cpp:24->eq.cpp:62->control.cpp:26]   --->   Operation 403 'store' 'store_ln24' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i24 %input_sample_data_2" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 404 'sext' 'sext_ln27' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (6.65ns)   --->   "%mul_ln27 = mul i34 %sext_ln27, i34 409" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 405 'mul' 'mul_ln27' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27, i32 12, i32 32" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 406 'partselect' 'tmp_5_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_10)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 407 'bitselect' 'tmp_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i34 %mul_ln27" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 408 'trunc' 'trunc_ln27' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (2.13ns)   --->   "%icmp_ln27 = icmp_ne  i12 %trunc_ln27, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 409 'icmp' 'icmp_ln27' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (2.31ns)   --->   "%add_ln27 = add i21 %tmp_5_cast, i21 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 410 'add' 'add_ln27' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_10)   --->   "%select_ln27 = select i1 %icmp_ln27, i21 %add_ln27, i21 %tmp_5_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 411 'select' 'select_ln27' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_10 = select i1 %tmp_2, i21 %select_ln27, i21 %tmp_5_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 412 'select' 'select_ln27_10' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%sext_ln27_1 = sext i21 %select_ln27_10" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 413 'sext' 'sext_ln27_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_1, i32 34" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 414 'bitselect' 'tmp_5' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 415 [1/1] (2.35ns)   --->   "%add_ln27_1 = add i22 %tmp_11_cast, i22 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 415 'add' 'add_ln27_1' <Predicate = (enable_eq_read & icmp_ln27_1)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%select_ln27_1 = select i1 %icmp_ln27_1, i22 %add_ln27_1, i22 %tmp_11_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 416 'select' 'select_ln27_1' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%select_ln27_15 = select i1 %tmp_5, i22 %select_ln27_1, i22 %tmp_11_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 417 'select' 'select_ln27_15' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 418 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_5 = add i22 %select_ln27_15, i22 %sext_ln27_1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 418 'add' 'add_ln27_5' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [1/1] (2.13ns)   --->   "%icmp_ln27_6 = icmp_ne  i12 %trunc_ln27_6, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 419 'icmp' 'icmp_ln27_6' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.6>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i23 %select_ln27_16" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 420 'sext' 'sext_ln27_3' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i22 %add_ln27_5" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 421 'sext' 'sext_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i22 %add_ln27_6" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 422 'sext' 'sext_ln27_8' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_7 = add i24 %sext_ln27_8, i24 %sext_ln27_3" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 423 'add' 'add_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 424 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%acc = add i24 %add_ln27_7, i24 %sext_ln27_7" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 424 'add' 'acc' <Predicate = (enable_eq_read)> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 425 [1/1] (6.65ns)   --->   "%mul_ln27_4 = mul i34 %sext_ln27, i34 17179868774" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 425 'mul' 'mul_ln27_4' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_25_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_4, i32 12, i32 32" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 426 'partselect' 'tmp_25_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_19)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_4, i32 33" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 427 'bitselect' 'tmp_10' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i34 %mul_ln27_4" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 428 'trunc' 'trunc_ln27_5' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (2.13ns)   --->   "%icmp_ln27_5 = icmp_ne  i12 %trunc_ln27_5, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 429 'icmp' 'icmp_ln27_5' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (2.31ns)   --->   "%add_ln27_9 = add i21 %tmp_25_cast, i21 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 430 'add' 'add_ln27_9' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_19)   --->   "%select_ln27_5 = select i1 %icmp_ln27_5, i21 %add_ln27_9, i21 %tmp_25_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 431 'select' 'select_ln27_5' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_19 = select i1 %tmp_10, i21 %select_ln27_5, i21 %tmp_25_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 432 'select' 'select_ln27_19' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i21 %select_ln27_19" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 433 'sext' 'sext_ln27_9' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_14)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln27_5, i32 35" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 434 'bitselect' 'tmp_11' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (2.38ns)   --->   "%add_ln27_10 = add i23 %tmp_29_cast_cast, i23 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 435 'add' 'add_ln27_10' <Predicate = (enable_eq_read & icmp_ln27_6)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_14)   --->   "%select_ln27_6 = select i1 %icmp_ln27_6, i23 %add_ln27_10, i23 %tmp_29_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 436 'select' 'select_ln27_6' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_14)   --->   "%select_ln27_20 = select i1 %tmp_11, i23 %select_ln27_6, i23 %tmp_29_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 437 'select' 'select_ln27_20' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 438 [1/1] (2.38ns) (out node of the LUT)   --->   "%add_ln27_14 = add i23 %select_ln27_20, i23 %sext_ln27_9" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 438 'add' 'add_ln27_14' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_8, i32 34" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 439 'bitselect' 'tmp_17' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (2.35ns)   --->   "%add_ln27_18 = add i22 %tmp_39_cast, i22 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 440 'add' 'add_ln27_18' <Predicate = (enable_eq_read & icmp_ln27_10)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%select_ln27_11 = select i1 %icmp_ln27_10, i22 %add_ln27_18, i22 %tmp_39_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 441 'select' 'select_ln27_11' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%select_ln27_24 = select i1 %tmp_17, i22 %select_ln27_11, i22 %tmp_39_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 442 'select' 'select_ln27_24' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%sext_ln27_21 = sext i22 %select_ln27_24" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 443 'sext' 'sext_ln27_21' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_22 = add i23 %sext_ln27_21, i23 %sext_ln27_9" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 444 'add' 'add_ln27_22' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i24 %acc" [eq.cpp:65->control.cpp:26]   --->   Operation 445 'sext' 'sext_ln65' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 446 [6/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 446 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.4>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln27_11 = sext i23 %select_ln27_21" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 447 'sext' 'sext_ln27_11' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln27_16 = sext i23 %add_ln27_14" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 448 'sext' 'sext_ln27_16' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln27_19 = sext i23 %add_ln27_15" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 449 'sext' 'sext_ln27_19' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_16 = add i24 %sext_ln27_19, i24 %sext_ln27_11" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 450 'add' 'add_ln27_16' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 451 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%acc_1 = add i24 %add_ln27_16, i24 %sext_ln27_16" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 451 'add' 'acc_1' <Predicate = (enable_eq_read)> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 452 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 453 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 454 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 455 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 456 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i32 1, i32 23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 457 'partselect' 'tmp_18' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_25)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i32 23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 458 'bitselect' 'tmp_19' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 459 'trunc' 'trunc_ln27_11' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_11, i11 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 460 'bitconcatenate' 'tmp_20' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 461 [1/1] (2.13ns)   --->   "%icmp_ln27_11 = icmp_ne  i12 %tmp_20, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 461 'icmp' 'icmp_ln27_11' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 462 [1/1] (2.38ns)   --->   "%add_ln27_19 = add i23 %tmp_18, i23 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 462 'add' 'add_ln27_19' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_25)   --->   "%select_ln27_12 = select i1 %icmp_ln27_11, i23 %add_ln27_19, i23 %tmp_18" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 463 'select' 'select_ln27_12' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 464 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27_25 = select i1 %tmp_19, i23 %select_ln27_12, i23 %tmp_18" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 464 'select' 'select_ln27_25' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln27_18 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 465 'sext' 'sext_ln27_18' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 466 [1/1] (6.65ns)   --->   "%mul_ln27_9 = mul i35 %sext_ln27_18, i35 34359737753" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 466 'mul' 'mul_ln27_9' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_46_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_9, i32 12, i32 33" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 467 'partselect' 'tmp_46_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = trunc i35 %mul_ln27_9" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 468 'trunc' 'trunc_ln27_12' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (2.13ns)   --->   "%icmp_ln27_12 = icmp_ne  i12 %trunc_ln27_12, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 469 'icmp' 'icmp_ln27_12' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [1/1] (2.35ns)   --->   "%add_ln27_20 = add i22 %tmp_46_cast, i22 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 470 'add' 'add_ln27_20' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [5/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 471 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i24 %acc_1" [eq.cpp:65->control.cpp:26]   --->   Operation 472 'sext' 'sext_ln65_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 473 [6/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 473 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.8>
ST_30 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln27_17 = sext i23 %select_ln27_25" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 474 'sext' 'sext_ln27_17' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_9, i32 34" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 475 'bitselect' 'tmp_21' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%select_ln27_13 = select i1 %icmp_ln27_12, i22 %add_ln27_20, i22 %tmp_46_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 476 'select' 'select_ln27_13' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%select_ln27_26 = select i1 %tmp_21, i22 %select_ln27_13, i22 %tmp_46_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 477 'select' 'select_ln27_26' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%sext_ln27_22 = sext i22 %select_ln27_26" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 478 'sext' 'sext_ln27_22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%sext_ln27_23 = sext i21 %select_ln27_27" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 479 'sext' 'sext_ln27_23' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln27_24 = sext i23 %add_ln27_22" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 480 'sext' 'sext_ln27_24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_23 = add i23 %sext_ln27_22, i23 %sext_ln27_23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 481 'add' 'add_ln27_23' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln27_25 = sext i23 %add_ln27_23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 482 'sext' 'sext_ln27_25' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_24 = add i24 %sext_ln27_25, i24 %sext_ln27_17" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 483 'add' 'add_ln27_24' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 484 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%acc_2 = add i24 %add_ln27_24, i24 %sext_ln27_24" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 484 'add' 'acc_2' <Predicate = (enable_eq_read)> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 485 [4/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 485 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 486 [5/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 486 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln65_2 = sext i24 %acc_2" [eq.cpp:65->control.cpp:26]   --->   Operation 487 'sext' 'sext_ln65_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 488 [6/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 488 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.18>
ST_31 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i24, i1 %input_sample_last_1, i8 0, i24 %input_sample_data_2" [eq.cpp:52->control.cpp:26]   --->   Operation 489 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 490 [1/1] (0.00ns)   --->   "%p_086 = zext i33 %tmp_4" [eq.cpp:52->control.cpp:26]   --->   Operation 490 'zext' 'p_086' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 491 [2/2] (1.45ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %p_086" [eq.cpp:54->control.cpp:26]   --->   Operation 491 'write' 'write_ln54' <Predicate = (!enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_31 : Operation 492 [3/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 492 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 493 [4/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 493 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 494 [5/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 494 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.18>
ST_32 : Operation 495 [1/2] (1.45ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %p_086" [eq.cpp:54->control.cpp:26]   --->   Operation 495 'write' 'write_ln54' <Predicate = (!enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_32 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit" [eq.cpp:55->control.cpp:26]   --->   Operation 496 'br' 'br_ln55' <Predicate = (!enable_eq_read)> <Delay = 0.00>
ST_32 : Operation 497 [2/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 497 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 498 [3/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 498 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 499 [4/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 499 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 11.9>
ST_33 : Operation 500 [1/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 500 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 501 [4/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 501 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 502 [2/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 502 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 503 [3/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 503 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 11.9>
ST_34 : Operation 504 [3/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 504 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 505 [1/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 505 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 506 [4/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 506 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 507 [2/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 507 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 11.9>
ST_35 : Operation 508 [2/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 508 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 509 [3/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 509 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 510 [1/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 510 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 511 [4/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 511 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.78>
ST_36 : Operation 512 [1/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 512 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 513 [2/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 513 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 514 [3/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 514 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.7>
ST_37 : Operation 515 [1/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 515 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 516 [7/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 516 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 517 [2/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 517 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.92>
ST_38 : Operation 518 [6/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 518 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 519 [1/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 519 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.92>
ST_39 : Operation 520 [5/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 520 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.92>
ST_40 : Operation 521 [4/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 521 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.92>
ST_41 : Operation 522 [3/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 522 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.92>
ST_42 : Operation 523 [2/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 523 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 11.8>
ST_43 : Operation 524 [1/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 524 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [7/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 525 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.92>
ST_44 : Operation 526 [6/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 526 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.92>
ST_45 : Operation 527 [5/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 527 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.92>
ST_46 : Operation 528 [4/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 528 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.92>
ST_47 : Operation 529 [3/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 529 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.92>
ST_48 : Operation 530 [2/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 530 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 531 [1/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 531 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 532 [1/1] (0.00ns)   --->   "%bitcast_ln725 = bitcast i32 %val_1" [eq.cpp:65->control.cpp:26]   --->   Operation 532 'bitcast' 'bitcast_ln725' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %bitcast_ln725" [eq.cpp:65->control.cpp:26]   --->   Operation 533 'trunc' 'trunc_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln725, i32 31" [eq.cpp:65->control.cpp:26]   --->   Operation 534 'bitselect' 'tmp_23' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %bitcast_ln725, i32 23" [eq.cpp:65->control.cpp:26]   --->   Operation 535 'partselect' 'tmp_24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i8 %tmp_24" [eq.cpp:65->control.cpp:26]   --->   Operation 536 'zext' 'zext_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i32 %bitcast_ln725" [eq.cpp:65->control.cpp:26]   --->   Operation 537 'trunc' 'trunc_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln143_1_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 538 'bitconcatenate' 'zext_ln143_1_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 539 [1/1] (2.11ns)   --->   "%sub_ln143 = sub i9 150, i9 %zext_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 539 'sub' 'sub_ln143' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i9 %sub_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 540 'sext' 'sext_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 541 [1/1] (2.11ns)   --->   "%icmp_ln143_2 = icmp_sgt  i9 %sub_ln143, i9 0" [eq.cpp:65->control.cpp:26]   --->   Operation 541 'icmp' 'icmp_ln143_2' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/1] (2.11ns)   --->   "%icmp_ln143_3 = icmp_slt  i9 %sub_ln143, i9 25" [eq.cpp:65->control.cpp:26]   --->   Operation 542 'icmp' 'icmp_ln143_3' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln143cast = trunc i32 %sext_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 543 'trunc' 'sext_ln143cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 544 [1/1] (3.88ns)   --->   "%lshr_ln143 = lshr i24 %zext_ln143_1_cast, i24 %sext_ln143cast" [eq.cpp:65->control.cpp:26]   --->   Operation 544 'lshr' 'lshr_ln143' <Predicate = (enable_eq_read)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 545 [1/1] (0.83ns)   --->   "%select_ln143 = select i1 %icmp_ln143_3, i24 %lshr_ln143, i24 0" [eq.cpp:65->control.cpp:26]   --->   Operation 545 'select' 'select_ln143' <Predicate = (enable_eq_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 546 [1/1] (2.11ns)   --->   "%sub_ln143_1 = sub i9 0, i9 %sub_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 546 'sub' 'sub_ln143_1' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 547 [1/1] (2.11ns)   --->   "%icmp_ln143_4 = icmp_slt  i9 %sub_ln143_1, i9 24" [eq.cpp:65->control.cpp:26]   --->   Operation 547 'icmp' 'icmp_ln143_4' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 11.0>
ST_50 : Operation 548 [1/1] (2.66ns)   --->   "%icmp_ln143 = icmp_eq  i31 %trunc_ln143, i31 0" [eq.cpp:65->control.cpp:26]   --->   Operation 548 'icmp' 'icmp_ln143' <Predicate = (enable_eq_read)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 549 [1/1] (2.11ns)   --->   "%icmp_ln143_1 = icmp_eq  i8 %tmp_24, i8 150" [eq.cpp:65->control.cpp:26]   --->   Operation 549 'icmp' 'icmp_ln143_1' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln143_2 = sext i9 %sub_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 550 'sext' 'sext_ln143_2' <Predicate = (enable_eq_read & icmp_ln143_4)> <Delay = 0.00>
ST_50 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln143_2cast = trunc i32 %sext_ln143_2" [eq.cpp:65->control.cpp:26]   --->   Operation 551 'trunc' 'sext_ln143_2cast' <Predicate = (enable_eq_read & icmp_ln143_4)> <Delay = 0.00>
ST_50 : Operation 552 [1/1] (3.88ns)   --->   "%shl_ln143 = shl i24 %zext_ln143_1_cast, i24 %sext_ln143_2cast" [eq.cpp:65->control.cpp:26]   --->   Operation 552 'shl' 'shl_ln143' <Predicate = (enable_eq_read & icmp_ln143_4)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [1/1] (0.83ns)   --->   "%select_ln143_1 = select i1 %icmp_ln143_4, i24 %shl_ln143, i24 0" [eq.cpp:65->control.cpp:26]   --->   Operation 553 'select' 'select_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%xor_ln143 = xor i1 %icmp_ln143, i1 1" [eq.cpp:65->control.cpp:26]   --->   Operation 554 'xor' 'xor_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 555 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln143 = and i1 %icmp_ln143_1, i1 %xor_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 555 'and' 'and_ln143' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_1)   --->   "%or_ln143 = or i1 %icmp_ln143, i1 %icmp_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 556 'or' 'or_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_1)   --->   "%xor_ln143_1 = xor i1 %or_ln143, i1 1" [eq.cpp:65->control.cpp:26]   --->   Operation 557 'xor' 'xor_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 558 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln143_1 = and i1 %icmp_ln143_2, i1 %xor_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 558 'and' 'and_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln143, i1 %and_ln143, i1 %and_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 559 'bitconcatenate' 'sel_tmp' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (1.64ns)   --->   "%tmp_25 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i3, i3 4, i24 0, i3 2, i24 %zext_ln143_1_cast, i3 1, i24 %select_ln143, i3 0, i24 %select_ln143_1, i24 0, i3 %sel_tmp" [eq.cpp:65->control.cpp:26]   --->   Operation 560 'sparsemux' 'tmp_25' <Predicate = (enable_eq_read)> <Delay = 1.64> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 561 [1/1] (2.42ns)   --->   "%sub_ln143_2 = sub i24 0, i24 %tmp_25" [eq.cpp:65->control.cpp:26]   --->   Operation 561 'sub' 'sub_ln143_2' <Predicate = (enable_eq_read & tmp_23)> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 562 [1/1] (0.83ns)   --->   "%processed_sample = select i1 %tmp_23, i24 %sub_ln143_2, i24 %tmp_25" [eq.cpp:65->control.cpp:26]   --->   Operation 562 'select' 'processed_sample' <Predicate = (enable_eq_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i24, i1 %input_sample_last_1, i8 0, i24 %processed_sample" [eq.cpp:70->control.cpp:26]   --->   Operation 563 'bitconcatenate' 'tmp_26' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_50 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i33 %tmp_26" [eq.cpp:70->control.cpp:26]   --->   Operation 564 'zext' 'zext_ln70' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_50 : Operation 565 [2/2] (1.45ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln70" [eq.cpp:70->control.cpp:26]   --->   Operation 565 'write' 'write_ln70' <Predicate = (enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>

State 51 <SV = 50> <Delay = 1.45>
ST_51 : Operation 566 [1/2] (1.45ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln70" [eq.cpp:70->control.cpp:26]   --->   Operation 566 'write' 'write_ln70' <Predicate = (enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_51 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln71 = br void %_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit" [eq.cpp:71->control.cpp:26]   --->   Operation 567 'br' 'br_ln71' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_51 : Operation 568 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [control.cpp:27]   --->   Operation 568 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ enable_distortion]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_echo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable_eq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hard_clip_level]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gain_low]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gain_mid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gain_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_index]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gain_low_read                                                                 (read          ) [ 0011111000000000000000000000000000000000000000000000]
hard_clip_level_read                                                          (read          ) [ 0000000000000000000000000000000000000000000000000000]
enable_eq_read                                                                (read          ) [ 0111111111111111111111111111111111111111111111111111]
enable_echo_read                                                              (read          ) [ 0111111111111111111111000000000000000000000000000000]
enable_distortion_read                                                        (read          ) [ 0110000000000000000000000000000000000000000000000000]
temp1                                                                         (alloca        ) [ 0011000000000000000000000000000000000000000000000000]
temp2                                                                         (alloca        ) [ 0111111111111111111111111110000000000000000000000000]
in_r_read                                                                     (read          ) [ 0000000000000000000000000000000000000000000000000000]
sample_in_data                                                                (trunc         ) [ 0010000000000000000000000000000000000000000000000000]
sample_in_last                                                                (bitselect     ) [ 0010000000000000000000000000000000000000000000000000]
br_ln17                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln29                                                                     (sext          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln29                                                                     (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln29                                                                    (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
x_1                                                                           (select        ) [ 0010000000000000000000000000000000000000000000000000]
sub_ln30                                                                      (sub           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln30                                                                     (sext          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln30                                                                     (icmp          ) [ 0010000000000000000000000000000000000000000000000000]
x_2                                                                           (trunc         ) [ 0010000000000000000000000000000000000000000000000000]
br_ln21                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
delay_index_load                                                              (load          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln28                                                                    (trunc         ) [ 0011111111111111111110000000000000000000000000000000]
lshr_ln                                                                       (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln28                                                                     (zext          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr         (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr         (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr         (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr         (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr         (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr         (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer      (getelementptr ) [ 0011111111111111111110000000000000000000000000000000]
switch_ln34                                                                   (switch        ) [ 0000000000000000000000000000000000000000000000000000]
add_ln37                                                                      (add           ) [ 0111111111111111111111000000000000000000000000000000]
br_ln53                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
gain_mid_read                                                                 (read          ) [ 0001111100000000000000000000000000000000000000000000]
p_1                                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
write_ln18                                                                    (write         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln19                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
x                                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000]
p_s                                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
write_ln42                                                                    (write         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln43                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load         (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load      (load          ) [ 0000000000000000000000000000000000000000000000000000]
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load         (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23   (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24   (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25   (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26   (load          ) [ 0000000000000000000000000000000000000000000000000000]
echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27   (load          ) [ 0000000000000000000000000000000000000000000000000000]
delayed_sample                                                                (sparsemux     ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln31                                                                     (sext          ) [ 0001111100000000000000000000000000000000000000000000]
specpipeline_ln11                                                             (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000]
spectopmodule_ln6                                                             (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000]
gain_high_read                                                                (read          ) [ 0000111110000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                                                               (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
empty                                                                         (specchannel   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
empty_22                                                                      (specchannel   ) [ 0000000000000000000000000000000000000000000000000000]
specinterface_ln0                                                             (specinterface ) [ 0000000000000000000000000000000000000000000000000000]
temp1_read                                                                    (read          ) [ 0000000000000000000000000000000000000000000000000000]
input_sample_data                                                             (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
input_sample_last                                                             (bitselect     ) [ 0100111111111111111111000000000000000000000000000000]
write_ln22                                                                    (write         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln23                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln31_1                                                                   (sext          ) [ 0000111110000000000000000000000000000000000000000000]
gain_low_1                                                                    (sitofp        ) [ 0111111111111111111111111111111111111000000000000000]
conv_i3_i                                                                     (sitodp        ) [ 0000000011111100000000000000000000000000000000000000]
gain_mid_1                                                                    (sitofp        ) [ 0111111111111111111111111111111111111100000000000000]
conv_i_i                                                                      (sitodp        ) [ 0000000001111111111100000000000000000000000000000000]
gain_high_1                                                                   (sitofp        ) [ 0111111111111111111111111111111111111110000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load (load          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_20                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_10                                                                   (mul           ) [ 0000000000010000000000000000000000000000000000000000]
tmp_49_cast                                                                   (partselect    ) [ 0000000000010000000000000000000000000000000000000000]
trunc_ln27_13                                                                 (trunc         ) [ 0000000000010000000000000000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load (load          ) [ 0111111111001111111111111111110000000000000000000000]
sext_ln27_15                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_8                                                                    (mul           ) [ 0111111110001111111111111111100000000000000000000000]
tmp_39_cast                                                                   (partselect    ) [ 0111111110001111111111111111100000000000000000000000]
trunc_ln27_10                                                                 (trunc         ) [ 0000000000001000000000000000000000000000000000000000]
tmp_22                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_13                                                                  (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_21                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_14                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_27                                                                (select        ) [ 0111111111101111111111111111111000000000000000000000]
icmp_ln27_10                                                                  (icmp          ) [ 0111111110000111111111111111100000000000000000000000]
mul_i_i                                                                       (dmul          ) [ 0000000000000011111100000000000000000000000000000000]
val                                                                           (dadd          ) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln716                                                                 (bitcast       ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln142                                                                   (trunc         ) [ 0000000000000000000010000000000000000000000000000000]
tmp                                                                           (bitselect     ) [ 0000000000000000000010000000000000000000000000000000]
tmp_8                                                                         (partselect    ) [ 0000000000000000000010000000000000000000000000000000]
zext_ln142                                                                    (zext          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln142_1                                                                 (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln142_2                                                                 (trunc         ) [ 0000000000000000000010000000000000000000000000000000]
zext_ln142_1_cast                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln142_1                                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln142                                                                     (sub           ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln142_2                                                                  (icmp          ) [ 0000000000000000000010000000000000000000000000000000]
icmp_ln142_3                                                                  (icmp          ) [ 0000000000000000000010000000000000000000000000000000]
sext_ln142                                                                    (sext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln142_2                                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
lshr_ln142                                                                    (lshr          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln142_3                                                                 (trunc         ) [ 0000000000000000000010000000000000000000000000000000]
sub_ln142_1                                                                   (sub           ) [ 0000000000000000000010000000000000000000000000000000]
icmp_ln142_4                                                                  (icmp          ) [ 0000000000000000000010000000000000000000000000000000]
icmp_ln142                                                                    (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln142_1                                                                  (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
select_ln142                                                                  (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln142_2                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln142_2cast                                                              (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln142                                                                     (shl           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln142_1                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln142                                                                     (xor           ) [ 0000000000000000000000000000000000000000000000000000]
and_ln142                                                                     (and           ) [ 0000000000000000000000000000000000000000000000000000]
or_ln142                                                                      (or            ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln142_1                                                                   (xor           ) [ 0000000000000000000000000000000000000000000000000000]
and_ln142_1                                                                   (and           ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp6                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
tmp_3                                                                         (sparsemux     ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln142_2                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000]
output_value                                                                  (select        ) [ 0100000000000000000001000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln34                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln34                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
srem_ln37                                                                     (srem          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln37                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
p_2                                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
write_ln42                                                                    (write         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln43                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load    (load          ) [ 0010000000000000000000100000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load  (load          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_4                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_2                                                                    (mul           ) [ 0011000000000000000000110000000000000000000000000000]
tmp_19_cast                                                                   (partselect    ) [ 0011000000000000000000110000000000000000000000000000]
trunc_ln27_3                                                                  (trunc         ) [ 0010000000000000000000100000000000000000000000000000]
icmp_ln27_3                                                                   (icmp          ) [ 0001000000000000000000010000000000000000000000000000]
sext_ln27_5                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_3                                                                    (mul           ) [ 0001000000000000000000010000000000000000000000000000]
tmp_22_cast                                                                   (partselect    ) [ 0001000000000000000000010000000000000000000000000000]
trunc_ln27_4                                                                  (trunc         ) [ 0001000000000000000000010000000000000000000000000000]
tmp_7                                                                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_3                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_3                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_17                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_9                                                                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_4                                                                   (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_4                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_4                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_18                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_6                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_6                                                                    (add           ) [ 0000111110000000000000001111100000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load    (load          ) [ 0000100000000000000000001000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load  (load          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_12                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_6                                                                    (mul           ) [ 0000110000000000000000001100000000000000000000000000]
tmp_36_cast_cast                                                              (partselect    ) [ 0000110000000000000000001100000000000000000000000000]
trunc_ln27_8                                                                  (trunc         ) [ 0000100000000000000000001000000000000000000000000000]
icmp_ln27_8                                                                   (icmp          ) [ 0000010000000000000000000100000000000000000000000000]
sext_ln27_13                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_7                                                                    (mul           ) [ 0000010000000000000000000100000000000000000000000000]
tmp_36_cast                                                                   (partselect    ) [ 0000010000000000000000000100000000000000000000000000]
trunc_ln27_9                                                                  (trunc         ) [ 0000010000000000000000000100000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load  (load          ) [ 0000000000000000000000000000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load  (load          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_2                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_1                                                                    (mul           ) [ 0000001100000000000000000011000000000000000000000000]
tmp_11_cast                                                                   (partselect    ) [ 0000001100000000000000000011000000000000000000000000]
trunc_ln27_1                                                                  (trunc         ) [ 0000001000000000000000000010000000000000000000000000]
tmp_s                                                                         (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
tmp_6                                                                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln27_2                                                                  (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_1                                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_2                                                                   (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_2                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_2                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_16                                                                (select        ) [ 0000001110000000000000000011100000000000000000000000]
tmp_15                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_12                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_8                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_22                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_16                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_9                                                                   (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_13                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_9                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_23                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_14                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_15                                                                   (add           ) [ 0000001111000000000000000011110000000000000000000000]
temp2_read                                                                    (read          ) [ 0000000000000000000000000000000000000000000000000000]
input_sample_data_2                                                           (trunc         ) [ 0000000111110000000000000001111100000000000000000000]
input_sample_last_1                                                           (bitselect     ) [ 0111111111111111111110000001111111111111111111111110]
store_ln24                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_1                                                                   (icmp          ) [ 0000000100000000000000000001000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load  (load          ) [ 0000000000000000000000000000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load  (load          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln24                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_10                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_5                                                                    (mul           ) [ 0000000110000000000000000001100000000000000000000000]
tmp_29_cast_cast                                                              (partselect    ) [ 0000000110000000000000000001100000000000000000000000]
trunc_ln27_6                                                                  (trunc         ) [ 0000000100000000000000000001000000000000000000000000]
tmp_12                                                                        (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
tmp_13                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln27_7                                                                  (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_14                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_7                                                                   (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_11                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_7                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_21                                                                (select        ) [ 0000000111000000000000000001110000000000000000000000]
store_ln24                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27                                                                     (sext          ) [ 0000000010000000000000000000100000000000000000000000]
mul_ln27                                                                      (mul           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_5_cast                                                                    (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
tmp_2                                                                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln27                                                                    (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27                                                                     (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27                                                                      (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27                                                                   (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_10                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_1                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_5                                                                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_1                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_1                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_15                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_5                                                                    (add           ) [ 0000000010000000000000000000100000000000000000000000]
icmp_ln27_6                                                                   (icmp          ) [ 0000000010000000000000000000100000000000000000000000]
sext_ln27_3                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_7                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_8                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_7                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
acc                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_4                                                                    (mul           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_25_cast                                                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
tmp_10                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln27_5                                                                  (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_5                                                                   (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_9                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_5                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_19                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_9                                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_11                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_10                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_6                                                                 (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_20                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_14                                                                   (add           ) [ 0000000001000000000000000000010000000000000000000000]
tmp_17                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_18                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_11                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_24                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_21                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_22                                                                   (add           ) [ 0000000001100000000000000000011000000000000000000000]
sext_ln65                                                                     (sext          ) [ 0000000001111100000000000000011111000000000000000000]
sext_ln27_11                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_16                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_19                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_16                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
acc_1                                                                         (add           ) [ 0000000000000000000000000000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load (load          ) [ 0000000000000000000000000000000000000000000000000000]
eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load   (load          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln22                                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_18                                                                        (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
tmp_19                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln27_11                                                                 (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_20                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_11                                                                  (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_19                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_12                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_25                                                                (select        ) [ 0000000000100000000000000000001000000000000000000000]
sext_ln27_18                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
mul_ln27_9                                                                    (mul           ) [ 0000000000100000000000000000001000000000000000000000]
tmp_46_cast                                                                   (partselect    ) [ 0000000000100000000000000000001000000000000000000000]
trunc_ln27_12                                                                 (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln27_12                                                                  (icmp          ) [ 0000000000100000000000000000001000000000000000000000]
add_ln27_20                                                                   (add           ) [ 0000000000100000000000000000001000000000000000000000]
sext_ln65_1                                                                   (sext          ) [ 0000000000111110000000000000001111100000000000000000]
sext_ln27_17                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_21                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_13                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
select_ln27_26                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_22                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_23                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_24                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_23                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln27_25                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln27_24                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
acc_2                                                                         (add           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln65_2                                                                   (sext          ) [ 0000000000011111000000000000000111110000000000000000]
tmp_4                                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
p_086                                                                         (zext          ) [ 0000000000001000000000000000000010000000000000000000]
write_ln54                                                                    (write         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln55                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
conv_i22_i                                                                    (sitofp        ) [ 0000000000000011100000000000000000111000000000000000]
conv_i18_i                                                                    (sitofp        ) [ 0000000000000001110000000000000000011100000000000000]
conv_i_i1                                                                     (sitofp        ) [ 0000000000000000111000000000000000001110000000000000]
mul_i23_i                                                                     (fmul          ) [ 0111000000000000011110000000000000000111111100000000]
mul_i19_i                                                                     (fmul          ) [ 0111000000000000001110000000000000000011111100000000]
mul_i_i1                                                                      (fmul          ) [ 0111111111000000000110000000000000000001111111111100]
add_i                                                                         (fadd          ) [ 0000111111000000000000000000000000000000000011111100]
val_1                                                                         (fadd          ) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln725                                                                 (bitcast       ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln143                                                                   (trunc         ) [ 0000000000100000000000000000000000000000000000000010]
tmp_23                                                                        (bitselect     ) [ 0000000000100000000000000000000000000000000000000010]
tmp_24                                                                        (partselect    ) [ 0000000000100000000000000000000000000000000000000010]
zext_ln143                                                                    (zext          ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln143_1                                                                 (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln143_1_cast                                                             (bitconcatenate) [ 0000000000100000000000000000000000000000000000000010]
sub_ln143                                                                     (sub           ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln143                                                                    (sext          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln143_2                                                                  (icmp          ) [ 0000000000100000000000000000000000000000000000000010]
icmp_ln143_3                                                                  (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln143cast                                                                (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
lshr_ln143                                                                    (lshr          ) [ 0000000000000000000000000000000000000000000000000000]
select_ln143                                                                  (select        ) [ 0000000000100000000000000000000000000000000000000010]
sub_ln143_1                                                                   (sub           ) [ 0000000000100000000000000000000000000000000000000010]
icmp_ln143_4                                                                  (icmp          ) [ 0000000000100000000000000000000000000000000000000010]
icmp_ln143                                                                    (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln143_1                                                                  (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln143_2                                                                  (sext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln143_2cast                                                              (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln143                                                                     (shl           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln143_1                                                                (select        ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln143                                                                     (xor           ) [ 0000000000000000000000000000000000000000000000000000]
and_ln143                                                                     (and           ) [ 0000000000000000000000000000000000000000000000000000]
or_ln143                                                                      (or            ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln143_1                                                                   (xor           ) [ 0000000000000000000000000000000000000000000000000000]
and_ln143_1                                                                   (and           ) [ 0000000000000000000000000000000000000000000000000000]
sel_tmp                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
tmp_25                                                                        (sparsemux     ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln143_2                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000]
processed_sample                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_26                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln70                                                                     (zext          ) [ 0000000000010000000000000000000000000000000000000001]
write_ln70                                                                    (write         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln71                                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
ret_ln27                                                                      (ret           ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable_distortion">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_distortion"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="enable_echo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_echo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="enable_eq">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_eq"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hard_clip_level">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hard_clip_level"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gain_low">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_low"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gain_mid">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_mid"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gain_high">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_high"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delay_index">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_index"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i24"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i24.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1004" name="temp1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="temp2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="gain_low_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gain_low_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="hard_clip_level_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hard_clip_level_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="enable_eq_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_eq_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="enable_echo_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_echo_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="enable_distortion_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_distortion_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="in_r_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="gain_mid_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gain_mid_read/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="25" slack="1"/>
<pin id="349" dir="0" index="2" bw="25" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/2 write_ln42/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="gain_high_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gain_high_read/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="temp1_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="0" index="1" bw="25" slack="2"/>
<pin id="361" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp1_read/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="25" slack="2"/>
<pin id="366" dir="0" index="2" bw="25" slack="0"/>
<pin id="367" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/3 write_ln42/21 "/>
</bind>
</comp>

<comp id="370" class="1004" name="temp2_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="0"/>
<pin id="372" dir="0" index="1" bw="25" slack="25"/>
<pin id="373" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp2_read/26 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_write_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="33" slack="0"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/31 write_ln70/50 "/>
</bind>
</comp>

<comp id="382" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="12" slack="0"/>
<pin id="386" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="12" slack="0"/>
<pin id="400" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="12" slack="0"/>
<pin id="407" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="24" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="12" slack="0"/>
<pin id="414" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="12" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="12" slack="0"/>
<pin id="428" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="12" slack="0"/>
<pin id="435" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="12" slack="0"/>
<pin id="442" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="24" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="12" slack="0"/>
<pin id="449" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="12" slack="0"/>
<pin id="456" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="24" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="12" slack="0"/>
<pin id="463" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="24" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="12" slack="0"/>
<pin id="470" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="24" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="12" slack="0"/>
<pin id="477" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="12" slack="0"/>
<pin id="484" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="24" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="12" slack="0"/>
<pin id="491" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="0" index="1" bw="24" slack="0"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="0" index="1" bw="24" slack="0"/>
<pin id="503" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="0"/>
<pin id="508" dir="0" index="1" bw="24" slack="0"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="0" index="1" bw="24" slack="0"/>
<pin id="515" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="0" index="1" bw="24" slack="0"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="0"/>
<pin id="526" dir="0" index="1" bw="24" slack="0"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="24" slack="0"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="0" index="1" bw="24" slack="0"/>
<pin id="539" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="0" index="1" bw="24" slack="0"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="0" index="1" bw="24" slack="0"/>
<pin id="551" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="0" index="1" bw="24" slack="0"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="0" index="1" bw="24" slack="0"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="24" slack="0"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="0"/>
<pin id="574" dir="0" index="1" bw="24" slack="0"/>
<pin id="575" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_access_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="0" index="1" bw="24" slack="0"/>
<pin id="581" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_access_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="0" index="1" bw="24" slack="0"/>
<pin id="587" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27/1 store_ln34/20 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/37 val_1/43 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="27"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i23_i/33 mul_i19_i/34 mul_i_i1/35 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="gain_low_1/1 gain_mid_1/2 gain_high_1/3 conv_i22_i/28 conv_i18_i/29 conv_i_i1/30 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="5"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="val/13 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i_i/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="24" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i3_i/2 conv_i_i/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sample_in_data_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sample_in_data/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sample_in_last_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="0" index="2" bw="7" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="sample_in_last/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln29_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="24" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln29_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln29_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="x_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="24" slack="0"/>
<pin id="650" dir="0" index="2" bw="24" slack="0"/>
<pin id="651" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sub_ln30_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln30_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="24" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln30_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="x_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="delay_index_load_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="17" slack="0"/>
<pin id="677" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_index_load/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln28_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="17" slack="0"/>
<pin id="681" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="lshr_ln_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="0"/>
<pin id="685" dir="0" index="1" bw="17" slack="0"/>
<pin id="686" dir="0" index="2" bw="4" slack="0"/>
<pin id="687" dir="0" index="3" bw="5" slack="0"/>
<pin id="688" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln28_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="12" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln37_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="17" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="17" slack="0"/>
<pin id="721" dir="0" index="1" bw="17" slack="0"/>
<pin id="722" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln37/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="25" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="1"/>
<pin id="728" dir="0" index="2" bw="24" slack="1"/>
<pin id="729" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="x_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="24" slack="1"/>
<pin id="735" dir="0" index="2" bw="24" slack="1"/>
<pin id="736" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_s_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="25" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="1"/>
<pin id="740" dir="0" index="2" bw="24" slack="0"/>
<pin id="741" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="delayed_sample_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="0"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="0" index="2" bw="24" slack="0"/>
<pin id="749" dir="0" index="3" bw="4" slack="0"/>
<pin id="750" dir="0" index="4" bw="24" slack="0"/>
<pin id="751" dir="0" index="5" bw="4" slack="0"/>
<pin id="752" dir="0" index="6" bw="24" slack="0"/>
<pin id="753" dir="0" index="7" bw="4" slack="0"/>
<pin id="754" dir="0" index="8" bw="24" slack="0"/>
<pin id="755" dir="0" index="9" bw="4" slack="0"/>
<pin id="756" dir="0" index="10" bw="24" slack="0"/>
<pin id="757" dir="0" index="11" bw="4" slack="0"/>
<pin id="758" dir="0" index="12" bw="24" slack="0"/>
<pin id="759" dir="0" index="13" bw="4" slack="0"/>
<pin id="760" dir="0" index="14" bw="24" slack="0"/>
<pin id="761" dir="0" index="15" bw="4" slack="0"/>
<pin id="762" dir="0" index="16" bw="24" slack="0"/>
<pin id="763" dir="0" index="17" bw="4" slack="0"/>
<pin id="764" dir="0" index="18" bw="24" slack="0"/>
<pin id="765" dir="0" index="19" bw="4" slack="0"/>
<pin id="766" dir="0" index="20" bw="24" slack="0"/>
<pin id="767" dir="0" index="21" bw="4" slack="0"/>
<pin id="768" dir="0" index="22" bw="24" slack="0"/>
<pin id="769" dir="0" index="23" bw="4" slack="0"/>
<pin id="770" dir="0" index="24" bw="24" slack="0"/>
<pin id="771" dir="0" index="25" bw="4" slack="0"/>
<pin id="772" dir="0" index="26" bw="24" slack="0"/>
<pin id="773" dir="0" index="27" bw="4" slack="0"/>
<pin id="774" dir="0" index="28" bw="24" slack="0"/>
<pin id="775" dir="0" index="29" bw="4" slack="0"/>
<pin id="776" dir="0" index="30" bw="24" slack="0"/>
<pin id="777" dir="0" index="31" bw="4" slack="0"/>
<pin id="778" dir="0" index="32" bw="24" slack="0"/>
<pin id="779" dir="0" index="33" bw="24" slack="0"/>
<pin id="780" dir="0" index="34" bw="4" slack="1"/>
<pin id="781" dir="1" index="35" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="delayed_sample/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln31_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="24" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="input_sample_data_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="25" slack="0"/>
<pin id="823" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input_sample_data/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="input_sample_last_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="25" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="1" index="3" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="input_sample_last/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln31_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="24" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="0"/>
<pin id="840" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sext_ln27_20_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="24" slack="0"/>
<pin id="844" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_20/10 "/>
</bind>
</comp>

<comp id="846" class="1004" name="mul_ln27_10_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="24" slack="0"/>
<pin id="848" dir="0" index="1" bw="10" slack="0"/>
<pin id="849" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_10/10 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_49_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="21" slack="0"/>
<pin id="854" dir="0" index="1" bw="34" slack="0"/>
<pin id="855" dir="0" index="2" bw="5" slack="0"/>
<pin id="856" dir="0" index="3" bw="7" slack="0"/>
<pin id="857" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49_cast/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln27_13_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="34" slack="0"/>
<pin id="864" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_13/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="24" slack="0"/>
<pin id="868" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load/11 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln27_15_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="24" slack="0"/>
<pin id="872" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_15/11 "/>
</bind>
</comp>

<comp id="874" class="1004" name="mul_ln27_8_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="24" slack="0"/>
<pin id="876" dir="0" index="1" bw="11" slack="0"/>
<pin id="877" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_8/11 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_39_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="22" slack="0"/>
<pin id="882" dir="0" index="1" bw="35" slack="0"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="0" index="3" bw="7" slack="0"/>
<pin id="885" dir="1" index="4" bw="22" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39_cast/11 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln27_10_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="35" slack="0"/>
<pin id="892" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_10/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_22_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="34" slack="1"/>
<pin id="897" dir="0" index="2" bw="7" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln27_13_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="12" slack="1"/>
<pin id="903" dir="0" index="1" bw="12" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_13/11 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln27_21_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="21" slack="1"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_21/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln27_14_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="21" slack="0"/>
<pin id="914" dir="0" index="2" bw="21" slack="1"/>
<pin id="915" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_14/11 "/>
</bind>
</comp>

<comp id="918" class="1004" name="select_ln27_27_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="21" slack="0"/>
<pin id="921" dir="0" index="2" bw="21" slack="1"/>
<pin id="922" dir="1" index="3" bw="21" slack="19"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_27/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln27_10_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="12" slack="1"/>
<pin id="927" dir="0" index="1" bw="12" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_10/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="bitcast_ln716_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln716/19 "/>
</bind>
</comp>

<comp id="934" class="1004" name="trunc_ln142_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="0"/>
<pin id="936" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/19 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="0" index="2" bw="7" slack="0"/>
<pin id="942" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_8_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="0"/>
<pin id="948" dir="0" index="1" bw="64" slack="0"/>
<pin id="949" dir="0" index="2" bw="7" slack="0"/>
<pin id="950" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/19 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln142_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="0"/>
<pin id="956" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/19 "/>
</bind>
</comp>

<comp id="958" class="1004" name="trunc_ln142_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="0"/>
<pin id="960" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_1/19 "/>
</bind>
</comp>

<comp id="962" class="1004" name="trunc_ln142_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="0"/>
<pin id="964" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_2/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln142_1_cast_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="53" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="0" index="2" bw="52" slack="0"/>
<pin id="970" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln142_1_cast/19 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln142_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="53" slack="0"/>
<pin id="976" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/19 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sub_ln142_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="12" slack="0"/>
<pin id="980" dir="0" index="1" bw="11" slack="0"/>
<pin id="981" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/19 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln142_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="0"/>
<pin id="986" dir="0" index="1" bw="12" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142_2/19 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln142_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="12" slack="0"/>
<pin id="992" dir="0" index="1" bw="12" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142_3/19 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln142_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="12" slack="0"/>
<pin id="998" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/19 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln142_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="12" slack="0"/>
<pin id="1002" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/19 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="lshr_ln142_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="53" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln142/19 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="trunc_ln142_3_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="54" slack="0"/>
<pin id="1012" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_3/19 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="sub_ln142_1_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="12" slack="0"/>
<pin id="1017" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/19 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln142_4_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="12" slack="0"/>
<pin id="1022" dir="0" index="1" bw="12" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142_4/19 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="icmp_ln142_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="63" slack="1"/>
<pin id="1028" dir="0" index="1" bw="63" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/20 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="icmp_ln142_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="1"/>
<pin id="1033" dir="0" index="1" bw="11" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142_1/20 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="select_ln142_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="0" index="1" bw="24" slack="1"/>
<pin id="1039" dir="0" index="2" bw="24" slack="0"/>
<pin id="1040" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/20 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln142_2_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="12" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_2/20 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln142_2cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="12" slack="0"/>
<pin id="1047" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln142_2cast/20 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="shl_ln142_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="24" slack="1"/>
<pin id="1051" dir="0" index="1" bw="24" slack="0"/>
<pin id="1052" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln142/20 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln142_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="0" index="1" bw="24" slack="0"/>
<pin id="1057" dir="0" index="2" bw="24" slack="0"/>
<pin id="1058" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142_1/20 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="xor_ln142_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln142/20 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="and_ln142_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142/20 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="or_ln142_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln142/20 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="xor_ln142_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln142_1/20 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="and_ln142_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142_1/20 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sel_tmp6_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="0" index="3" bw="1" slack="0"/>
<pin id="1095" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp6/20 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_3_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="24" slack="0"/>
<pin id="1102" dir="0" index="1" bw="3" slack="0"/>
<pin id="1103" dir="0" index="2" bw="24" slack="0"/>
<pin id="1104" dir="0" index="3" bw="3" slack="0"/>
<pin id="1105" dir="0" index="4" bw="24" slack="1"/>
<pin id="1106" dir="0" index="5" bw="3" slack="0"/>
<pin id="1107" dir="0" index="6" bw="24" slack="0"/>
<pin id="1108" dir="0" index="7" bw="3" slack="0"/>
<pin id="1109" dir="0" index="8" bw="24" slack="0"/>
<pin id="1110" dir="0" index="9" bw="24" slack="0"/>
<pin id="1111" dir="0" index="10" bw="3" slack="0"/>
<pin id="1112" dir="1" index="11" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sub_ln142_2_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="24" slack="0"/>
<pin id="1126" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/20 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="output_value_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="0" index="1" bw="24" slack="0"/>
<pin id="1132" dir="0" index="2" bw="24" slack="0"/>
<pin id="1133" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_value/20 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="store_ln37_store_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="17" slack="0"/>
<pin id="1154" dir="0" index="1" bw="17" slack="0"/>
<pin id="1155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/21 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_2_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="25" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="18"/>
<pin id="1161" dir="0" index="2" bw="24" slack="1"/>
<pin id="1162" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_2/21 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_load_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="24" slack="0"/>
<pin id="1167" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load/21 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load_load_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="24" slack="0"/>
<pin id="1171" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load/21 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="store_ln22_store_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="24" slack="0"/>
<pin id="1175" dir="0" index="1" bw="24" slack="0"/>
<pin id="1176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/21 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln27_4_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="24" slack="0"/>
<pin id="1181" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_4/21 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="mul_ln27_2_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="24" slack="0"/>
<pin id="1185" dir="0" index="1" bw="11" slack="0"/>
<pin id="1186" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_2/21 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_19_cast_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="22" slack="0"/>
<pin id="1191" dir="0" index="1" bw="35" slack="0"/>
<pin id="1192" dir="0" index="2" bw="5" slack="0"/>
<pin id="1193" dir="0" index="3" bw="7" slack="0"/>
<pin id="1194" dir="1" index="4" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_cast/21 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="trunc_ln27_3_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="35" slack="0"/>
<pin id="1201" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_3/21 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="icmp_ln27_3_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="12" slack="1"/>
<pin id="1205" dir="0" index="1" bw="12" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_3/22 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sext_ln27_5_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="24" slack="1"/>
<pin id="1210" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_5/22 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="mul_ln27_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="24" slack="0"/>
<pin id="1213" dir="0" index="1" bw="10" slack="0"/>
<pin id="1214" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_3/22 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_22_cast_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="21" slack="0"/>
<pin id="1219" dir="0" index="1" bw="34" slack="0"/>
<pin id="1220" dir="0" index="2" bw="5" slack="0"/>
<pin id="1221" dir="0" index="3" bw="7" slack="0"/>
<pin id="1222" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22_cast/22 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="trunc_ln27_4_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="34" slack="0"/>
<pin id="1229" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_4/22 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_7_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="35" slack="2"/>
<pin id="1234" dir="0" index="2" bw="7" slack="0"/>
<pin id="1235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="add_ln27_3_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="22" slack="2"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/23 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="select_ln27_3_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="0" index="1" bw="22" slack="0"/>
<pin id="1246" dir="0" index="2" bw="22" slack="2"/>
<pin id="1247" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/23 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="select_ln27_17_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="22" slack="0"/>
<pin id="1252" dir="0" index="2" bw="22" slack="2"/>
<pin id="1253" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_17/23 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_9_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="34" slack="1"/>
<pin id="1259" dir="0" index="2" bw="7" slack="0"/>
<pin id="1260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/23 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="icmp_ln27_4_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="12" slack="1"/>
<pin id="1265" dir="0" index="1" bw="12" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_4/23 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="add_ln27_4_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="21" slack="1"/>
<pin id="1270" dir="0" index="1" bw="1" slack="0"/>
<pin id="1271" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/23 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="select_ln27_4_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="21" slack="0"/>
<pin id="1276" dir="0" index="2" bw="21" slack="1"/>
<pin id="1277" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_4/23 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="select_ln27_18_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="0"/>
<pin id="1282" dir="0" index="1" bw="21" slack="0"/>
<pin id="1283" dir="0" index="2" bw="21" slack="1"/>
<pin id="1284" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_18/23 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="sext_ln27_6_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="21" slack="0"/>
<pin id="1289" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_6/23 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="add_ln27_6_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="22" slack="0"/>
<pin id="1293" dir="0" index="1" bw="21" slack="0"/>
<pin id="1294" dir="1" index="2" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/23 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_load_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="24" slack="0"/>
<pin id="1299" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load/23 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load_load_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="24" slack="0"/>
<pin id="1303" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load/23 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="store_ln22_store_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="24" slack="0"/>
<pin id="1307" dir="0" index="1" bw="24" slack="0"/>
<pin id="1308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/23 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sext_ln27_12_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="24" slack="0"/>
<pin id="1313" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_12/23 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="mul_ln27_6_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="24" slack="0"/>
<pin id="1317" dir="0" index="1" bw="12" slack="0"/>
<pin id="1318" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_6/23 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_36_cast_cast_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="23" slack="0"/>
<pin id="1323" dir="0" index="1" bw="36" slack="0"/>
<pin id="1324" dir="0" index="2" bw="5" slack="0"/>
<pin id="1325" dir="0" index="3" bw="7" slack="0"/>
<pin id="1326" dir="1" index="4" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36_cast_cast/23 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="trunc_ln27_8_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="36" slack="0"/>
<pin id="1333" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_8/23 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="icmp_ln27_8_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="12" slack="1"/>
<pin id="1337" dir="0" index="1" bw="12" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_8/24 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="sext_ln27_13_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="24" slack="1"/>
<pin id="1342" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_13/24 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="mul_ln27_7_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="24" slack="0"/>
<pin id="1345" dir="0" index="1" bw="10" slack="0"/>
<pin id="1346" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_7/24 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_36_cast_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="21" slack="0"/>
<pin id="1351" dir="0" index="1" bw="34" slack="0"/>
<pin id="1352" dir="0" index="2" bw="5" slack="0"/>
<pin id="1353" dir="0" index="3" bw="7" slack="0"/>
<pin id="1354" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36_cast/24 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="trunc_ln27_9_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="34" slack="0"/>
<pin id="1361" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_9/24 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load_load_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="24" slack="0"/>
<pin id="1365" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load/25 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load_load_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="24" slack="0"/>
<pin id="1369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load/25 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="store_ln22_store_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="24" slack="0"/>
<pin id="1373" dir="0" index="1" bw="24" slack="0"/>
<pin id="1374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/25 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="store_ln22_store_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="24" slack="0"/>
<pin id="1379" dir="0" index="1" bw="24" slack="0"/>
<pin id="1380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/25 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="sext_ln27_2_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="24" slack="0"/>
<pin id="1385" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_2/25 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="mul_ln27_1_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="24" slack="0"/>
<pin id="1389" dir="0" index="1" bw="11" slack="0"/>
<pin id="1390" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_1/25 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp_11_cast_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="22" slack="0"/>
<pin id="1395" dir="0" index="1" bw="35" slack="0"/>
<pin id="1396" dir="0" index="2" bw="5" slack="0"/>
<pin id="1397" dir="0" index="3" bw="7" slack="0"/>
<pin id="1398" dir="1" index="4" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_cast/25 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="trunc_ln27_1_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="35" slack="0"/>
<pin id="1405" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/25 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_s_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="23" slack="0"/>
<pin id="1409" dir="0" index="1" bw="24" slack="0"/>
<pin id="1410" dir="0" index="2" bw="1" slack="0"/>
<pin id="1411" dir="0" index="3" bw="6" slack="0"/>
<pin id="1412" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp_6_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="0"/>
<pin id="1419" dir="0" index="1" bw="24" slack="0"/>
<pin id="1420" dir="0" index="2" bw="6" slack="0"/>
<pin id="1421" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="trunc_ln27_2_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="24" slack="0"/>
<pin id="1427" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/25 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp_1_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="12" slack="0"/>
<pin id="1431" dir="0" index="1" bw="1" slack="0"/>
<pin id="1432" dir="0" index="2" bw="1" slack="0"/>
<pin id="1433" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="icmp_ln27_2_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="12" slack="0"/>
<pin id="1439" dir="0" index="1" bw="12" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_2/25 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="add_ln27_2_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="23" slack="0"/>
<pin id="1445" dir="0" index="1" bw="1" slack="0"/>
<pin id="1446" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/25 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="select_ln27_2_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="0"/>
<pin id="1451" dir="0" index="1" bw="23" slack="0"/>
<pin id="1452" dir="0" index="2" bw="23" slack="0"/>
<pin id="1453" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/25 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="select_ln27_16_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="0"/>
<pin id="1459" dir="0" index="1" bw="23" slack="0"/>
<pin id="1460" dir="0" index="2" bw="23" slack="0"/>
<pin id="1461" dir="1" index="3" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_16/25 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="tmp_15_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="0" index="1" bw="36" slack="2"/>
<pin id="1468" dir="0" index="2" bw="7" slack="0"/>
<pin id="1469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/25 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="add_ln27_12_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="23" slack="2"/>
<pin id="1474" dir="0" index="1" bw="1" slack="0"/>
<pin id="1475" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_12/25 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="select_ln27_8_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="0" index="1" bw="23" slack="0"/>
<pin id="1480" dir="0" index="2" bw="23" slack="2"/>
<pin id="1481" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_8/25 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="select_ln27_22_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="23" slack="0"/>
<pin id="1486" dir="0" index="2" bw="23" slack="2"/>
<pin id="1487" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_22/25 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="tmp_16_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="0"/>
<pin id="1492" dir="0" index="1" bw="34" slack="1"/>
<pin id="1493" dir="0" index="2" bw="7" slack="0"/>
<pin id="1494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/25 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="icmp_ln27_9_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="12" slack="1"/>
<pin id="1499" dir="0" index="1" bw="12" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_9/25 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="add_ln27_13_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="21" slack="1"/>
<pin id="1504" dir="0" index="1" bw="1" slack="0"/>
<pin id="1505" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_13/25 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="select_ln27_9_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="0"/>
<pin id="1509" dir="0" index="1" bw="21" slack="0"/>
<pin id="1510" dir="0" index="2" bw="21" slack="1"/>
<pin id="1511" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_9/25 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="select_ln27_23_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="0"/>
<pin id="1516" dir="0" index="1" bw="21" slack="0"/>
<pin id="1517" dir="0" index="2" bw="21" slack="1"/>
<pin id="1518" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_23/25 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="sext_ln27_14_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="21" slack="0"/>
<pin id="1523" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_14/25 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="add_ln27_15_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="23" slack="0"/>
<pin id="1527" dir="0" index="1" bw="21" slack="0"/>
<pin id="1528" dir="1" index="2" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_15/25 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="input_sample_data_2_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="25" slack="0"/>
<pin id="1533" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input_sample_data_2/26 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="input_sample_last_1_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="0"/>
<pin id="1537" dir="0" index="1" bw="25" slack="0"/>
<pin id="1538" dir="0" index="2" bw="6" slack="0"/>
<pin id="1539" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="input_sample_last_1/26 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="store_ln24_store_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="24" slack="0"/>
<pin id="1545" dir="0" index="1" bw="24" slack="0"/>
<pin id="1546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/26 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="icmp_ln27_1_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="12" slack="1"/>
<pin id="1551" dir="0" index="1" bw="12" slack="0"/>
<pin id="1552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/26 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load_load_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="24" slack="0"/>
<pin id="1556" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load/26 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load_load_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="24" slack="0"/>
<pin id="1560" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load/26 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="store_ln22_store_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="24" slack="0"/>
<pin id="1564" dir="0" index="1" bw="24" slack="0"/>
<pin id="1565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/26 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="store_ln22_store_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="24" slack="0"/>
<pin id="1570" dir="0" index="1" bw="24" slack="0"/>
<pin id="1571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/26 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="store_ln24_store_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="24" slack="0"/>
<pin id="1576" dir="0" index="1" bw="24" slack="0"/>
<pin id="1577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/26 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="sext_ln27_10_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="24" slack="0"/>
<pin id="1582" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_10/26 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="mul_ln27_5_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="24" slack="0"/>
<pin id="1586" dir="0" index="1" bw="12" slack="0"/>
<pin id="1587" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_5/26 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="tmp_29_cast_cast_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="23" slack="0"/>
<pin id="1592" dir="0" index="1" bw="36" slack="0"/>
<pin id="1593" dir="0" index="2" bw="5" slack="0"/>
<pin id="1594" dir="0" index="3" bw="7" slack="0"/>
<pin id="1595" dir="1" index="4" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29_cast_cast/26 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="trunc_ln27_6_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="36" slack="0"/>
<pin id="1602" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_6/26 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="tmp_12_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="23" slack="0"/>
<pin id="1606" dir="0" index="1" bw="24" slack="0"/>
<pin id="1607" dir="0" index="2" bw="1" slack="0"/>
<pin id="1608" dir="0" index="3" bw="6" slack="0"/>
<pin id="1609" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/26 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="tmp_13_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="0"/>
<pin id="1616" dir="0" index="1" bw="24" slack="0"/>
<pin id="1617" dir="0" index="2" bw="6" slack="0"/>
<pin id="1618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/26 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="trunc_ln27_7_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="24" slack="0"/>
<pin id="1624" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_7/26 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="tmp_14_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="12" slack="0"/>
<pin id="1628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1629" dir="0" index="2" bw="1" slack="0"/>
<pin id="1630" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/26 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="icmp_ln27_7_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="12" slack="0"/>
<pin id="1636" dir="0" index="1" bw="12" slack="0"/>
<pin id="1637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_7/26 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="add_ln27_11_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="23" slack="0"/>
<pin id="1642" dir="0" index="1" bw="1" slack="0"/>
<pin id="1643" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_11/26 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="select_ln27_7_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="1" slack="0"/>
<pin id="1648" dir="0" index="1" bw="23" slack="0"/>
<pin id="1649" dir="0" index="2" bw="23" slack="0"/>
<pin id="1650" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_7/26 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="select_ln27_21_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="0"/>
<pin id="1656" dir="0" index="1" bw="23" slack="0"/>
<pin id="1657" dir="0" index="2" bw="23" slack="0"/>
<pin id="1658" dir="1" index="3" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_21/26 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="store_ln24_store_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="24" slack="0"/>
<pin id="1664" dir="0" index="1" bw="24" slack="0"/>
<pin id="1665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/26 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="sext_ln27_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="24" slack="1"/>
<pin id="1670" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/27 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="mul_ln27_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="24" slack="0"/>
<pin id="1673" dir="0" index="1" bw="10" slack="0"/>
<pin id="1674" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/27 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="tmp_5_cast_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="21" slack="0"/>
<pin id="1679" dir="0" index="1" bw="34" slack="0"/>
<pin id="1680" dir="0" index="2" bw="5" slack="0"/>
<pin id="1681" dir="0" index="3" bw="7" slack="0"/>
<pin id="1682" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_cast/27 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="tmp_2_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1689" dir="0" index="1" bw="34" slack="0"/>
<pin id="1690" dir="0" index="2" bw="7" slack="0"/>
<pin id="1691" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/27 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="trunc_ln27_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="34" slack="0"/>
<pin id="1697" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/27 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="icmp_ln27_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="12" slack="0"/>
<pin id="1701" dir="0" index="1" bw="12" slack="0"/>
<pin id="1702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/27 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="add_ln27_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="21" slack="0"/>
<pin id="1707" dir="0" index="1" bw="1" slack="0"/>
<pin id="1708" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/27 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="select_ln27_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="0"/>
<pin id="1713" dir="0" index="1" bw="21" slack="0"/>
<pin id="1714" dir="0" index="2" bw="21" slack="0"/>
<pin id="1715" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/27 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="select_ln27_10_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="1" slack="0"/>
<pin id="1721" dir="0" index="1" bw="21" slack="0"/>
<pin id="1722" dir="0" index="2" bw="21" slack="0"/>
<pin id="1723" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_10/27 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="sext_ln27_1_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="21" slack="0"/>
<pin id="1729" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/27 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="tmp_5_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="0"/>
<pin id="1733" dir="0" index="1" bw="35" slack="2"/>
<pin id="1734" dir="0" index="2" bw="7" slack="0"/>
<pin id="1735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/27 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="add_ln27_1_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="22" slack="2"/>
<pin id="1740" dir="0" index="1" bw="1" slack="0"/>
<pin id="1741" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/27 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="select_ln27_1_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="1"/>
<pin id="1745" dir="0" index="1" bw="22" slack="0"/>
<pin id="1746" dir="0" index="2" bw="22" slack="2"/>
<pin id="1747" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/27 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="select_ln27_15_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="0"/>
<pin id="1751" dir="0" index="1" bw="22" slack="0"/>
<pin id="1752" dir="0" index="2" bw="22" slack="2"/>
<pin id="1753" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_15/27 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="add_ln27_5_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="22" slack="0"/>
<pin id="1758" dir="0" index="1" bw="21" slack="0"/>
<pin id="1759" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/27 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="icmp_ln27_6_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="12" slack="1"/>
<pin id="1764" dir="0" index="1" bw="12" slack="0"/>
<pin id="1765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_6/27 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="sext_ln27_3_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="23" slack="3"/>
<pin id="1769" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_3/28 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="sext_ln27_7_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="22" slack="1"/>
<pin id="1772" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_7/28 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="sext_ln27_8_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="22" slack="5"/>
<pin id="1775" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_8/28 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="add_ln27_7_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="22" slack="0"/>
<pin id="1778" dir="0" index="1" bw="23" slack="0"/>
<pin id="1779" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_7/28 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="acc_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="24" slack="0"/>
<pin id="1784" dir="0" index="1" bw="22" slack="0"/>
<pin id="1785" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/28 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="mul_ln27_4_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="24" slack="1"/>
<pin id="1790" dir="0" index="1" bw="10" slack="0"/>
<pin id="1791" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_4/28 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp_25_cast_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="21" slack="0"/>
<pin id="1795" dir="0" index="1" bw="34" slack="0"/>
<pin id="1796" dir="0" index="2" bw="5" slack="0"/>
<pin id="1797" dir="0" index="3" bw="7" slack="0"/>
<pin id="1798" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25_cast/28 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="tmp_10_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="1" slack="0"/>
<pin id="1805" dir="0" index="1" bw="34" slack="0"/>
<pin id="1806" dir="0" index="2" bw="7" slack="0"/>
<pin id="1807" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="trunc_ln27_5_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="34" slack="0"/>
<pin id="1813" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_5/28 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="icmp_ln27_5_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="12" slack="0"/>
<pin id="1817" dir="0" index="1" bw="12" slack="0"/>
<pin id="1818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_5/28 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="add_ln27_9_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="21" slack="0"/>
<pin id="1823" dir="0" index="1" bw="1" slack="0"/>
<pin id="1824" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_9/28 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="select_ln27_5_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="0"/>
<pin id="1829" dir="0" index="1" bw="21" slack="0"/>
<pin id="1830" dir="0" index="2" bw="21" slack="0"/>
<pin id="1831" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_5/28 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="select_ln27_19_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="1" slack="0"/>
<pin id="1837" dir="0" index="1" bw="21" slack="0"/>
<pin id="1838" dir="0" index="2" bw="21" slack="0"/>
<pin id="1839" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_19/28 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="sext_ln27_9_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="21" slack="0"/>
<pin id="1845" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_9/28 "/>
</bind>
</comp>

<comp id="1847" class="1004" name="tmp_11_fu_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="1" slack="0"/>
<pin id="1849" dir="0" index="1" bw="36" slack="2"/>
<pin id="1850" dir="0" index="2" bw="7" slack="0"/>
<pin id="1851" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/28 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="add_ln27_10_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="23" slack="2"/>
<pin id="1856" dir="0" index="1" bw="1" slack="0"/>
<pin id="1857" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_10/28 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="select_ln27_6_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="1" slack="1"/>
<pin id="1861" dir="0" index="1" bw="23" slack="0"/>
<pin id="1862" dir="0" index="2" bw="23" slack="2"/>
<pin id="1863" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_6/28 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="select_ln27_20_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="0"/>
<pin id="1867" dir="0" index="1" bw="23" slack="0"/>
<pin id="1868" dir="0" index="2" bw="23" slack="2"/>
<pin id="1869" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_20/28 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="add_ln27_14_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="23" slack="0"/>
<pin id="1874" dir="0" index="1" bw="21" slack="0"/>
<pin id="1875" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_14/28 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="tmp_17_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="1" slack="0"/>
<pin id="1880" dir="0" index="1" bw="35" slack="17"/>
<pin id="1881" dir="0" index="2" bw="7" slack="0"/>
<pin id="1882" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/28 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="add_ln27_18_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="22" slack="17"/>
<pin id="1887" dir="0" index="1" bw="1" slack="0"/>
<pin id="1888" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_18/28 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="select_ln27_11_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="1" slack="16"/>
<pin id="1892" dir="0" index="1" bw="22" slack="0"/>
<pin id="1893" dir="0" index="2" bw="22" slack="17"/>
<pin id="1894" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_11/28 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="select_ln27_24_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="1" slack="0"/>
<pin id="1898" dir="0" index="1" bw="22" slack="0"/>
<pin id="1899" dir="0" index="2" bw="22" slack="17"/>
<pin id="1900" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_24/28 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="sext_ln27_21_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="22" slack="0"/>
<pin id="1905" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_21/28 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="add_ln27_22_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="22" slack="0"/>
<pin id="1909" dir="0" index="1" bw="21" slack="0"/>
<pin id="1910" dir="1" index="2" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_22/28 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="sext_ln65_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="24" slack="0"/>
<pin id="1915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/28 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="sext_ln27_11_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="23" slack="3"/>
<pin id="1920" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_11/29 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="sext_ln27_16_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="23" slack="1"/>
<pin id="1923" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_16/29 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="sext_ln27_19_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="23" slack="4"/>
<pin id="1926" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_19/29 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="add_ln27_16_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="23" slack="0"/>
<pin id="1929" dir="0" index="1" bw="23" slack="0"/>
<pin id="1930" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_16/29 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="acc_1_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="24" slack="0"/>
<pin id="1935" dir="0" index="1" bw="23" slack="0"/>
<pin id="1936" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/29 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load_load_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="24" slack="0"/>
<pin id="1941" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load/29 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load_load_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="24" slack="0"/>
<pin id="1945" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load/29 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="store_ln22_store_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="24" slack="0"/>
<pin id="1949" dir="0" index="1" bw="24" slack="0"/>
<pin id="1950" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/29 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="store_ln22_store_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="24" slack="0"/>
<pin id="1955" dir="0" index="1" bw="24" slack="0"/>
<pin id="1956" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/29 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="store_ln22_store_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="24" slack="18"/>
<pin id="1961" dir="0" index="1" bw="24" slack="0"/>
<pin id="1962" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/29 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="tmp_18_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="23" slack="0"/>
<pin id="1966" dir="0" index="1" bw="24" slack="0"/>
<pin id="1967" dir="0" index="2" bw="1" slack="0"/>
<pin id="1968" dir="0" index="3" bw="6" slack="0"/>
<pin id="1969" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/29 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="tmp_19_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="1" slack="0"/>
<pin id="1976" dir="0" index="1" bw="24" slack="0"/>
<pin id="1977" dir="0" index="2" bw="6" slack="0"/>
<pin id="1978" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/29 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="trunc_ln27_11_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="24" slack="0"/>
<pin id="1984" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_11/29 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="tmp_20_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="12" slack="0"/>
<pin id="1988" dir="0" index="1" bw="1" slack="0"/>
<pin id="1989" dir="0" index="2" bw="1" slack="0"/>
<pin id="1990" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/29 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="icmp_ln27_11_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="12" slack="0"/>
<pin id="1996" dir="0" index="1" bw="12" slack="0"/>
<pin id="1997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_11/29 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="add_ln27_19_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="23" slack="0"/>
<pin id="2002" dir="0" index="1" bw="1" slack="0"/>
<pin id="2003" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_19/29 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="select_ln27_12_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="1" slack="0"/>
<pin id="2008" dir="0" index="1" bw="23" slack="0"/>
<pin id="2009" dir="0" index="2" bw="23" slack="0"/>
<pin id="2010" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_12/29 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="select_ln27_25_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="1" slack="0"/>
<pin id="2016" dir="0" index="1" bw="23" slack="0"/>
<pin id="2017" dir="0" index="2" bw="23" slack="0"/>
<pin id="2018" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_25/29 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="sext_ln27_18_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="24" slack="0"/>
<pin id="2024" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_18/29 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="mul_ln27_9_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="24" slack="0"/>
<pin id="2028" dir="0" index="1" bw="11" slack="0"/>
<pin id="2029" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_9/29 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="tmp_46_cast_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="22" slack="0"/>
<pin id="2034" dir="0" index="1" bw="35" slack="0"/>
<pin id="2035" dir="0" index="2" bw="5" slack="0"/>
<pin id="2036" dir="0" index="3" bw="7" slack="0"/>
<pin id="2037" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46_cast/29 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="trunc_ln27_12_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="35" slack="0"/>
<pin id="2044" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_12/29 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="icmp_ln27_12_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="12" slack="0"/>
<pin id="2048" dir="0" index="1" bw="12" slack="0"/>
<pin id="2049" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_12/29 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="add_ln27_20_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="22" slack="0"/>
<pin id="2054" dir="0" index="1" bw="1" slack="0"/>
<pin id="2055" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_20/29 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="sext_ln65_1_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="24" slack="0"/>
<pin id="2060" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_1/29 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="sext_ln27_17_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="23" slack="1"/>
<pin id="2065" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_17/30 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="tmp_21_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="1" slack="0"/>
<pin id="2068" dir="0" index="1" bw="35" slack="1"/>
<pin id="2069" dir="0" index="2" bw="7" slack="0"/>
<pin id="2070" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/30 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="select_ln27_13_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="1" slack="1"/>
<pin id="2075" dir="0" index="1" bw="22" slack="1"/>
<pin id="2076" dir="0" index="2" bw="22" slack="1"/>
<pin id="2077" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_13/30 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="select_ln27_26_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="1" slack="0"/>
<pin id="2080" dir="0" index="1" bw="22" slack="0"/>
<pin id="2081" dir="0" index="2" bw="22" slack="1"/>
<pin id="2082" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_26/30 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="sext_ln27_22_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="22" slack="0"/>
<pin id="2087" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_22/30 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="sext_ln27_23_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="21" slack="19"/>
<pin id="2091" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_23/30 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="sext_ln27_24_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="23" slack="2"/>
<pin id="2094" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_24/30 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="add_ln27_23_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="22" slack="0"/>
<pin id="2097" dir="0" index="1" bw="21" slack="0"/>
<pin id="2098" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_23/30 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="sext_ln27_25_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="23" slack="0"/>
<pin id="2103" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_25/30 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="add_ln27_24_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="23" slack="0"/>
<pin id="2107" dir="0" index="1" bw="23" slack="0"/>
<pin id="2108" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_24/30 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="acc_2_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="24" slack="0"/>
<pin id="2113" dir="0" index="1" bw="23" slack="0"/>
<pin id="2114" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2/30 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="sext_ln65_2_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="24" slack="0"/>
<pin id="2119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_2/30 "/>
</bind>
</comp>

<comp id="2122" class="1004" name="tmp_4_fu_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="33" slack="0"/>
<pin id="2124" dir="0" index="1" bw="1" slack="5"/>
<pin id="2125" dir="0" index="2" bw="1" slack="0"/>
<pin id="2126" dir="0" index="3" bw="24" slack="5"/>
<pin id="2127" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/31 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="p_086_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="33" slack="0"/>
<pin id="2132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_086/31 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="bitcast_ln725_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="32" slack="0"/>
<pin id="2137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln725/49 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="trunc_ln143_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="32" slack="0"/>
<pin id="2141" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/49 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="tmp_23_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="1" slack="0"/>
<pin id="2145" dir="0" index="1" bw="32" slack="0"/>
<pin id="2146" dir="0" index="2" bw="6" slack="0"/>
<pin id="2147" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/49 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="tmp_24_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="8" slack="0"/>
<pin id="2153" dir="0" index="1" bw="32" slack="0"/>
<pin id="2154" dir="0" index="2" bw="6" slack="0"/>
<pin id="2155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/49 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="zext_ln143_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="8" slack="0"/>
<pin id="2161" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/49 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="trunc_ln143_1_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="32" slack="0"/>
<pin id="2165" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143_1/49 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="zext_ln143_1_cast_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="24" slack="0"/>
<pin id="2169" dir="0" index="1" bw="1" slack="0"/>
<pin id="2170" dir="0" index="2" bw="23" slack="0"/>
<pin id="2171" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln143_1_cast/49 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="sub_ln143_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="9" slack="0"/>
<pin id="2177" dir="0" index="1" bw="8" slack="0"/>
<pin id="2178" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143/49 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="sext_ln143_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="9" slack="0"/>
<pin id="2183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/49 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="icmp_ln143_2_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="9" slack="0"/>
<pin id="2187" dir="0" index="1" bw="9" slack="0"/>
<pin id="2188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_2/49 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="icmp_ln143_3_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="9" slack="0"/>
<pin id="2193" dir="0" index="1" bw="9" slack="0"/>
<pin id="2194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_3/49 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="sext_ln143cast_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="9" slack="0"/>
<pin id="2199" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln143cast/49 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="lshr_ln143_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="24" slack="0"/>
<pin id="2203" dir="0" index="1" bw="24" slack="0"/>
<pin id="2204" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln143/49 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="select_ln143_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="1" slack="0"/>
<pin id="2209" dir="0" index="1" bw="24" slack="0"/>
<pin id="2210" dir="0" index="2" bw="24" slack="0"/>
<pin id="2211" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/49 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="sub_ln143_1_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="1" slack="0"/>
<pin id="2217" dir="0" index="1" bw="9" slack="0"/>
<pin id="2218" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143_1/49 "/>
</bind>
</comp>

<comp id="2221" class="1004" name="icmp_ln143_4_fu_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="9" slack="0"/>
<pin id="2223" dir="0" index="1" bw="9" slack="0"/>
<pin id="2224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_4/49 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="icmp_ln143_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="31" slack="1"/>
<pin id="2229" dir="0" index="1" bw="31" slack="0"/>
<pin id="2230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/50 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="icmp_ln143_1_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="8" slack="1"/>
<pin id="2234" dir="0" index="1" bw="8" slack="0"/>
<pin id="2235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_1/50 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="sext_ln143_2_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="9" slack="1"/>
<pin id="2239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_2/50 "/>
</bind>
</comp>

<comp id="2240" class="1004" name="sext_ln143_2cast_fu_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="9" slack="0"/>
<pin id="2242" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln143_2cast/50 "/>
</bind>
</comp>

<comp id="2244" class="1004" name="shl_ln143_fu_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="24" slack="1"/>
<pin id="2246" dir="0" index="1" bw="24" slack="0"/>
<pin id="2247" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln143/50 "/>
</bind>
</comp>

<comp id="2249" class="1004" name="select_ln143_1_fu_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="1" slack="1"/>
<pin id="2251" dir="0" index="1" bw="24" slack="0"/>
<pin id="2252" dir="0" index="2" bw="24" slack="0"/>
<pin id="2253" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143_1/50 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="xor_ln143_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="1" slack="0"/>
<pin id="2258" dir="0" index="1" bw="1" slack="0"/>
<pin id="2259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln143/50 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="and_ln143_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="1" slack="0"/>
<pin id="2264" dir="0" index="1" bw="1" slack="0"/>
<pin id="2265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln143/50 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="or_ln143_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="1" slack="0"/>
<pin id="2270" dir="0" index="1" bw="1" slack="0"/>
<pin id="2271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln143/50 "/>
</bind>
</comp>

<comp id="2274" class="1004" name="xor_ln143_1_fu_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="0"/>
<pin id="2276" dir="0" index="1" bw="1" slack="0"/>
<pin id="2277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln143_1/50 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="and_ln143_1_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="1"/>
<pin id="2282" dir="0" index="1" bw="1" slack="0"/>
<pin id="2283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln143_1/50 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="sel_tmp_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="3" slack="0"/>
<pin id="2287" dir="0" index="1" bw="1" slack="0"/>
<pin id="2288" dir="0" index="2" bw="1" slack="0"/>
<pin id="2289" dir="0" index="3" bw="1" slack="0"/>
<pin id="2290" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/50 "/>
</bind>
</comp>

<comp id="2295" class="1004" name="tmp_25_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="24" slack="0"/>
<pin id="2297" dir="0" index="1" bw="3" slack="0"/>
<pin id="2298" dir="0" index="2" bw="24" slack="0"/>
<pin id="2299" dir="0" index="3" bw="3" slack="0"/>
<pin id="2300" dir="0" index="4" bw="24" slack="1"/>
<pin id="2301" dir="0" index="5" bw="3" slack="0"/>
<pin id="2302" dir="0" index="6" bw="24" slack="1"/>
<pin id="2303" dir="0" index="7" bw="3" slack="0"/>
<pin id="2304" dir="0" index="8" bw="24" slack="0"/>
<pin id="2305" dir="0" index="9" bw="24" slack="0"/>
<pin id="2306" dir="0" index="10" bw="3" slack="0"/>
<pin id="2307" dir="1" index="11" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_25/50 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="sub_ln143_2_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="1" slack="0"/>
<pin id="2319" dir="0" index="1" bw="24" slack="0"/>
<pin id="2320" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln143_2/50 "/>
</bind>
</comp>

<comp id="2323" class="1004" name="processed_sample_fu_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="1" slack="1"/>
<pin id="2325" dir="0" index="1" bw="24" slack="0"/>
<pin id="2326" dir="0" index="2" bw="24" slack="0"/>
<pin id="2327" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="processed_sample/50 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="tmp_26_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="33" slack="0"/>
<pin id="2332" dir="0" index="1" bw="1" slack="24"/>
<pin id="2333" dir="0" index="2" bw="1" slack="0"/>
<pin id="2334" dir="0" index="3" bw="24" slack="0"/>
<pin id="2335" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/50 "/>
</bind>
</comp>

<comp id="2339" class="1004" name="zext_ln70_fu_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="33" slack="0"/>
<pin id="2341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/50 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="gain_low_read_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="32" slack="1"/>
<pin id="2346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gain_low_read "/>
</bind>
</comp>

<comp id="2349" class="1005" name="enable_eq_read_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="1" slack="9"/>
<pin id="2351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_eq_read "/>
</bind>
</comp>

<comp id="2353" class="1005" name="enable_echo_read_reg_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="1" slack="1"/>
<pin id="2355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_echo_read "/>
</bind>
</comp>

<comp id="2357" class="1005" name="enable_distortion_read_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="1" slack="1"/>
<pin id="2359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_distortion_read "/>
</bind>
</comp>

<comp id="2361" class="1005" name="temp1_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="25" slack="1"/>
<pin id="2363" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="2367" class="1005" name="temp2_reg_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="25" slack="2"/>
<pin id="2369" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="temp2 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="sample_in_data_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="24" slack="1"/>
<pin id="2375" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sample_in_data "/>
</bind>
</comp>

<comp id="2378" class="1005" name="sample_in_last_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="1" slack="1"/>
<pin id="2380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sample_in_last "/>
</bind>
</comp>

<comp id="2384" class="1005" name="x_1_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="24" slack="1"/>
<pin id="2386" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="icmp_ln30_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="1" slack="1"/>
<pin id="2391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="2394" class="1005" name="x_2_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="24" slack="1"/>
<pin id="2396" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="2399" class="1005" name="trunc_ln28_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="4" slack="1"/>
<pin id="2401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="2404" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="12" slack="1"/>
<pin id="2406" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr "/>
</bind>
</comp>

<comp id="2409" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_reg_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="12" slack="1"/>
<pin id="2411" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr "/>
</bind>
</comp>

<comp id="2414" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="12" slack="1"/>
<pin id="2416" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr "/>
</bind>
</comp>

<comp id="2419" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="12" slack="1"/>
<pin id="2421" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr "/>
</bind>
</comp>

<comp id="2424" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="12" slack="1"/>
<pin id="2426" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr "/>
</bind>
</comp>

<comp id="2429" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="12" slack="1"/>
<pin id="2431" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr "/>
</bind>
</comp>

<comp id="2434" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="12" slack="1"/>
<pin id="2436" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr "/>
</bind>
</comp>

<comp id="2439" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="12" slack="1"/>
<pin id="2441" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr "/>
</bind>
</comp>

<comp id="2444" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="12" slack="1"/>
<pin id="2446" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr "/>
</bind>
</comp>

<comp id="2449" class="1005" name="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="12" slack="1"/>
<pin id="2451" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr "/>
</bind>
</comp>

<comp id="2454" class="1005" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="12" slack="1"/>
<pin id="2456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr "/>
</bind>
</comp>

<comp id="2459" class="1005" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="12" slack="1"/>
<pin id="2461" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr "/>
</bind>
</comp>

<comp id="2464" class="1005" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="12" slack="1"/>
<pin id="2466" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr "/>
</bind>
</comp>

<comp id="2469" class="1005" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="12" slack="1"/>
<pin id="2471" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr "/>
</bind>
</comp>

<comp id="2474" class="1005" name="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="12" slack="1"/>
<pin id="2476" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr "/>
</bind>
</comp>

<comp id="2479" class="1005" name="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_reg_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="12" slack="1"/>
<pin id="2481" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer "/>
</bind>
</comp>

<comp id="2484" class="1005" name="add_ln37_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="17" slack="1"/>
<pin id="2486" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="2489" class="1005" name="gain_mid_read_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="32" slack="1"/>
<pin id="2491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gain_mid_read "/>
</bind>
</comp>

<comp id="2494" class="1005" name="sext_ln31_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="32" slack="1"/>
<pin id="2496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="gain_high_read_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="32" slack="1"/>
<pin id="2501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gain_high_read "/>
</bind>
</comp>

<comp id="2504" class="1005" name="input_sample_last_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="1" slack="18"/>
<pin id="2506" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="input_sample_last "/>
</bind>
</comp>

<comp id="2509" class="1005" name="sext_ln31_1_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="32" slack="1"/>
<pin id="2511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_1 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="gain_low_1_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="32" slack="27"/>
<pin id="2516" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="gain_low_1 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="conv_i3_i_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="64" slack="1"/>
<pin id="2521" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i3_i "/>
</bind>
</comp>

<comp id="2524" class="1005" name="gain_mid_1_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="32" slack="27"/>
<pin id="2526" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="gain_mid_1 "/>
</bind>
</comp>

<comp id="2529" class="1005" name="conv_i_i_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="64" slack="5"/>
<pin id="2531" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="2534" class="1005" name="gain_high_1_reg_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="32" slack="27"/>
<pin id="2536" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="gain_high_1 "/>
</bind>
</comp>

<comp id="2539" class="1005" name="mul_ln27_10_reg_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="34" slack="1"/>
<pin id="2541" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_10 "/>
</bind>
</comp>

<comp id="2544" class="1005" name="tmp_49_cast_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="21" slack="1"/>
<pin id="2546" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="2551" class="1005" name="trunc_ln27_13_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="12" slack="1"/>
<pin id="2553" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_13 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="24" slack="18"/>
<pin id="2558" dir="1" index="1" bw="24" slack="18"/>
</pin_list>
<bind>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load "/>
</bind>
</comp>

<comp id="2561" class="1005" name="mul_ln27_8_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="35" slack="17"/>
<pin id="2563" dir="1" index="1" bw="35" slack="17"/>
</pin_list>
<bind>
<opset="mul_ln27_8 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="tmp_39_cast_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="22" slack="17"/>
<pin id="2568" dir="1" index="1" bw="22" slack="17"/>
</pin_list>
<bind>
<opset="tmp_39_cast "/>
</bind>
</comp>

<comp id="2573" class="1005" name="trunc_ln27_10_reg_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="12" slack="1"/>
<pin id="2575" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_10 "/>
</bind>
</comp>

<comp id="2578" class="1005" name="select_ln27_27_reg_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="21" slack="19"/>
<pin id="2580" dir="1" index="1" bw="21" slack="19"/>
</pin_list>
<bind>
<opset="select_ln27_27 "/>
</bind>
</comp>

<comp id="2583" class="1005" name="icmp_ln27_10_reg_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="1" slack="16"/>
<pin id="2585" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln27_10 "/>
</bind>
</comp>

<comp id="2588" class="1005" name="mul_i_i_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="64" slack="1"/>
<pin id="2590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="2593" class="1005" name="trunc_ln142_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="63" slack="1"/>
<pin id="2595" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln142 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="tmp_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="1" slack="1"/>
<pin id="2600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2603" class="1005" name="tmp_8_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="11" slack="1"/>
<pin id="2605" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="trunc_ln142_2_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="24" slack="1"/>
<pin id="2610" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln142_2 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="icmp_ln142_2_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="1" slack="1"/>
<pin id="2616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln142_2 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="icmp_ln142_3_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="1" slack="1"/>
<pin id="2621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln142_3 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="trunc_ln142_3_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="24" slack="1"/>
<pin id="2626" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln142_3 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="sub_ln142_1_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="12" slack="1"/>
<pin id="2631" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln142_1 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="icmp_ln142_4_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="1" slack="1"/>
<pin id="2636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln142_4 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="output_value_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="24" slack="1"/>
<pin id="2641" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="output_value "/>
</bind>
</comp>

<comp id="2644" class="1005" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="24" slack="1"/>
<pin id="2646" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load "/>
</bind>
</comp>

<comp id="2649" class="1005" name="mul_ln27_2_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="35" slack="2"/>
<pin id="2651" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_2 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="tmp_19_cast_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="22" slack="2"/>
<pin id="2656" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="2661" class="1005" name="trunc_ln27_3_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="12" slack="1"/>
<pin id="2663" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_3 "/>
</bind>
</comp>

<comp id="2666" class="1005" name="icmp_ln27_3_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="1" slack="1"/>
<pin id="2668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_3 "/>
</bind>
</comp>

<comp id="2671" class="1005" name="mul_ln27_3_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="34" slack="1"/>
<pin id="2673" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_3 "/>
</bind>
</comp>

<comp id="2676" class="1005" name="tmp_22_cast_reg_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="21" slack="1"/>
<pin id="2678" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="2683" class="1005" name="trunc_ln27_4_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="12" slack="1"/>
<pin id="2685" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_4 "/>
</bind>
</comp>

<comp id="2688" class="1005" name="add_ln27_6_reg_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="22" slack="5"/>
<pin id="2690" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="add_ln27_6 "/>
</bind>
</comp>

<comp id="2693" class="1005" name="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="24" slack="1"/>
<pin id="2695" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load "/>
</bind>
</comp>

<comp id="2698" class="1005" name="mul_ln27_6_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="36" slack="2"/>
<pin id="2700" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_6 "/>
</bind>
</comp>

<comp id="2703" class="1005" name="tmp_36_cast_cast_reg_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="23" slack="2"/>
<pin id="2705" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_36_cast_cast "/>
</bind>
</comp>

<comp id="2710" class="1005" name="trunc_ln27_8_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="12" slack="1"/>
<pin id="2712" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_8 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="icmp_ln27_8_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="1" slack="1"/>
<pin id="2717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_8 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="mul_ln27_7_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="34" slack="1"/>
<pin id="2722" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_7 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="tmp_36_cast_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="21" slack="1"/>
<pin id="2727" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_cast "/>
</bind>
</comp>

<comp id="2732" class="1005" name="trunc_ln27_9_reg_2732">
<pin_list>
<pin id="2733" dir="0" index="0" bw="12" slack="1"/>
<pin id="2734" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_9 "/>
</bind>
</comp>

<comp id="2737" class="1005" name="mul_ln27_1_reg_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="35" slack="2"/>
<pin id="2739" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_1 "/>
</bind>
</comp>

<comp id="2742" class="1005" name="tmp_11_cast_reg_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="22" slack="2"/>
<pin id="2744" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="2749" class="1005" name="trunc_ln27_1_reg_2749">
<pin_list>
<pin id="2750" dir="0" index="0" bw="12" slack="1"/>
<pin id="2751" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_1 "/>
</bind>
</comp>

<comp id="2754" class="1005" name="select_ln27_16_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="23" slack="3"/>
<pin id="2756" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="select_ln27_16 "/>
</bind>
</comp>

<comp id="2759" class="1005" name="add_ln27_15_reg_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="23" slack="4"/>
<pin id="2761" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="add_ln27_15 "/>
</bind>
</comp>

<comp id="2764" class="1005" name="input_sample_data_2_reg_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="24" slack="1"/>
<pin id="2766" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="input_sample_data_2 "/>
</bind>
</comp>

<comp id="2770" class="1005" name="input_sample_last_1_reg_2770">
<pin_list>
<pin id="2771" dir="0" index="0" bw="1" slack="5"/>
<pin id="2772" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="input_sample_last_1 "/>
</bind>
</comp>

<comp id="2776" class="1005" name="icmp_ln27_1_reg_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="1" slack="1"/>
<pin id="2778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

<comp id="2781" class="1005" name="mul_ln27_5_reg_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="36" slack="2"/>
<pin id="2783" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_5 "/>
</bind>
</comp>

<comp id="2786" class="1005" name="tmp_29_cast_cast_reg_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="23" slack="2"/>
<pin id="2788" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29_cast_cast "/>
</bind>
</comp>

<comp id="2793" class="1005" name="trunc_ln27_6_reg_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="12" slack="1"/>
<pin id="2795" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_6 "/>
</bind>
</comp>

<comp id="2798" class="1005" name="select_ln27_21_reg_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="23" slack="3"/>
<pin id="2800" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="select_ln27_21 "/>
</bind>
</comp>

<comp id="2803" class="1005" name="sext_ln27_reg_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="34" slack="1"/>
<pin id="2805" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27 "/>
</bind>
</comp>

<comp id="2808" class="1005" name="add_ln27_5_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="22" slack="1"/>
<pin id="2810" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_5 "/>
</bind>
</comp>

<comp id="2813" class="1005" name="icmp_ln27_6_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="1" slack="1"/>
<pin id="2815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_6 "/>
</bind>
</comp>

<comp id="2818" class="1005" name="add_ln27_14_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="23" slack="1"/>
<pin id="2820" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_14 "/>
</bind>
</comp>

<comp id="2823" class="1005" name="add_ln27_22_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="23" slack="2"/>
<pin id="2825" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="add_ln27_22 "/>
</bind>
</comp>

<comp id="2828" class="1005" name="sext_ln65_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="32" slack="1"/>
<pin id="2830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65 "/>
</bind>
</comp>

<comp id="2833" class="1005" name="select_ln27_25_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="23" slack="1"/>
<pin id="2835" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_25 "/>
</bind>
</comp>

<comp id="2838" class="1005" name="mul_ln27_9_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="35" slack="1"/>
<pin id="2840" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_9 "/>
</bind>
</comp>

<comp id="2843" class="1005" name="tmp_46_cast_reg_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="22" slack="1"/>
<pin id="2845" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="2849" class="1005" name="icmp_ln27_12_reg_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="1" slack="1"/>
<pin id="2851" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_12 "/>
</bind>
</comp>

<comp id="2854" class="1005" name="add_ln27_20_reg_2854">
<pin_list>
<pin id="2855" dir="0" index="0" bw="22" slack="1"/>
<pin id="2856" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_20 "/>
</bind>
</comp>

<comp id="2859" class="1005" name="sext_ln65_1_reg_2859">
<pin_list>
<pin id="2860" dir="0" index="0" bw="32" slack="1"/>
<pin id="2861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65_1 "/>
</bind>
</comp>

<comp id="2864" class="1005" name="sext_ln65_2_reg_2864">
<pin_list>
<pin id="2865" dir="0" index="0" bw="32" slack="1"/>
<pin id="2866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65_2 "/>
</bind>
</comp>

<comp id="2869" class="1005" name="p_086_reg_2869">
<pin_list>
<pin id="2870" dir="0" index="0" bw="64" slack="1"/>
<pin id="2871" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_086 "/>
</bind>
</comp>

<comp id="2874" class="1005" name="conv_i22_i_reg_2874">
<pin_list>
<pin id="2875" dir="0" index="0" bw="32" slack="1"/>
<pin id="2876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i22_i "/>
</bind>
</comp>

<comp id="2879" class="1005" name="conv_i18_i_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="32" slack="1"/>
<pin id="2881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i18_i "/>
</bind>
</comp>

<comp id="2884" class="1005" name="conv_i_i1_reg_2884">
<pin_list>
<pin id="2885" dir="0" index="0" bw="32" slack="1"/>
<pin id="2886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i1 "/>
</bind>
</comp>

<comp id="2889" class="1005" name="mul_i23_i_reg_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="32" slack="1"/>
<pin id="2891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i23_i "/>
</bind>
</comp>

<comp id="2894" class="1005" name="mul_i19_i_reg_2894">
<pin_list>
<pin id="2895" dir="0" index="0" bw="32" slack="1"/>
<pin id="2896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i19_i "/>
</bind>
</comp>

<comp id="2899" class="1005" name="mul_i_i1_reg_2899">
<pin_list>
<pin id="2900" dir="0" index="0" bw="32" slack="5"/>
<pin id="2901" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_i_i1 "/>
</bind>
</comp>

<comp id="2904" class="1005" name="add_i_reg_2904">
<pin_list>
<pin id="2905" dir="0" index="0" bw="32" slack="1"/>
<pin id="2906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="2909" class="1005" name="trunc_ln143_reg_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="31" slack="1"/>
<pin id="2911" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="2914" class="1005" name="tmp_23_reg_2914">
<pin_list>
<pin id="2915" dir="0" index="0" bw="1" slack="1"/>
<pin id="2916" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="2919" class="1005" name="tmp_24_reg_2919">
<pin_list>
<pin id="2920" dir="0" index="0" bw="8" slack="1"/>
<pin id="2921" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2924" class="1005" name="zext_ln143_1_cast_reg_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="24" slack="1"/>
<pin id="2926" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln143_1_cast "/>
</bind>
</comp>

<comp id="2930" class="1005" name="icmp_ln143_2_reg_2930">
<pin_list>
<pin id="2931" dir="0" index="0" bw="1" slack="1"/>
<pin id="2932" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln143_2 "/>
</bind>
</comp>

<comp id="2935" class="1005" name="select_ln143_reg_2935">
<pin_list>
<pin id="2936" dir="0" index="0" bw="24" slack="1"/>
<pin id="2937" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln143 "/>
</bind>
</comp>

<comp id="2940" class="1005" name="sub_ln143_1_reg_2940">
<pin_list>
<pin id="2941" dir="0" index="0" bw="9" slack="1"/>
<pin id="2942" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln143_1 "/>
</bind>
</comp>

<comp id="2945" class="1005" name="icmp_ln143_4_reg_2945">
<pin_list>
<pin id="2946" dir="0" index="0" bw="1" slack="1"/>
<pin id="2947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln143_4 "/>
</bind>
</comp>

<comp id="2950" class="1005" name="zext_ln70_reg_2950">
<pin_list>
<pin id="2951" dir="0" index="0" bw="64" slack="1"/>
<pin id="2952" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="299"><net_src comp="80" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="4" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="76" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="14" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="134" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="176" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="134" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="176" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="274" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="96" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="96" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="24" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="96" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="96" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="96" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="96" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="34" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="96" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="36" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="96" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="96" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="96" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="96" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="48" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="382" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="389" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="396" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="403" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="410" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="417" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="424" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="431" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="438" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="445" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="452" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="459" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="466" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="473" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="583"><net_src comp="480" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="487" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="590" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="595" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="603"><net_src comp="304" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="340" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="352" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="615"><net_src comp="611" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="182" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="624"><net_src comp="334" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="84" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="334" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="86" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="621" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="310" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="310" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="637" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="621" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="310" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="647" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="655" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="655" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="18" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="90" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="675" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="696"><net_src comp="683" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="703"><net_src comp="693" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="704"><net_src comp="693" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="705"><net_src comp="693" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="706"><net_src comp="693" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="707"><net_src comp="693" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="708"><net_src comp="693" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="709"><net_src comp="693" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="710"><net_src comp="693" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="711"><net_src comp="693" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="712"><net_src comp="693" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="717"><net_src comp="675" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="128" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="130" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="132" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="725" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="742"><net_src comp="132" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="744"><net_src comp="737" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="782"><net_src comp="136" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="783"><net_src comp="98" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="784"><net_src comp="494" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="785"><net_src comp="100" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="786"><net_src comp="500" pin="3"/><net_sink comp="745" pin=4"/></net>

<net id="787"><net_src comp="102" pin="0"/><net_sink comp="745" pin=5"/></net>

<net id="788"><net_src comp="506" pin="3"/><net_sink comp="745" pin=6"/></net>

<net id="789"><net_src comp="104" pin="0"/><net_sink comp="745" pin=7"/></net>

<net id="790"><net_src comp="512" pin="3"/><net_sink comp="745" pin=8"/></net>

<net id="791"><net_src comp="106" pin="0"/><net_sink comp="745" pin=9"/></net>

<net id="792"><net_src comp="518" pin="3"/><net_sink comp="745" pin=10"/></net>

<net id="793"><net_src comp="108" pin="0"/><net_sink comp="745" pin=11"/></net>

<net id="794"><net_src comp="524" pin="3"/><net_sink comp="745" pin=12"/></net>

<net id="795"><net_src comp="110" pin="0"/><net_sink comp="745" pin=13"/></net>

<net id="796"><net_src comp="530" pin="3"/><net_sink comp="745" pin=14"/></net>

<net id="797"><net_src comp="112" pin="0"/><net_sink comp="745" pin=15"/></net>

<net id="798"><net_src comp="536" pin="3"/><net_sink comp="745" pin=16"/></net>

<net id="799"><net_src comp="114" pin="0"/><net_sink comp="745" pin=17"/></net>

<net id="800"><net_src comp="542" pin="3"/><net_sink comp="745" pin=18"/></net>

<net id="801"><net_src comp="116" pin="0"/><net_sink comp="745" pin=19"/></net>

<net id="802"><net_src comp="548" pin="3"/><net_sink comp="745" pin=20"/></net>

<net id="803"><net_src comp="118" pin="0"/><net_sink comp="745" pin=21"/></net>

<net id="804"><net_src comp="554" pin="3"/><net_sink comp="745" pin=22"/></net>

<net id="805"><net_src comp="120" pin="0"/><net_sink comp="745" pin=23"/></net>

<net id="806"><net_src comp="560" pin="3"/><net_sink comp="745" pin=24"/></net>

<net id="807"><net_src comp="122" pin="0"/><net_sink comp="745" pin=25"/></net>

<net id="808"><net_src comp="566" pin="3"/><net_sink comp="745" pin=26"/></net>

<net id="809"><net_src comp="124" pin="0"/><net_sink comp="745" pin=27"/></net>

<net id="810"><net_src comp="572" pin="3"/><net_sink comp="745" pin=28"/></net>

<net id="811"><net_src comp="126" pin="0"/><net_sink comp="745" pin=29"/></net>

<net id="812"><net_src comp="578" pin="3"/><net_sink comp="745" pin=30"/></net>

<net id="813"><net_src comp="138" pin="0"/><net_sink comp="745" pin=31"/></net>

<net id="814"><net_src comp="584" pin="3"/><net_sink comp="745" pin=32"/></net>

<net id="815"><net_src comp="140" pin="0"/><net_sink comp="745" pin=33"/></net>

<net id="819"><net_src comp="745" pin="35"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="824"><net_src comp="358" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="178" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="358" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="180" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="836"><net_src comp="821" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="841"><net_src comp="68" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="184" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="858"><net_src comp="186" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="188" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="190" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="865"><net_src comp="846" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="74" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="192" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="194" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="188" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="196" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="893"><net_src comp="874" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="198" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="196" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="200" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="202" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="901" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="906" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="923"><net_src comp="894" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="911" pin="3"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="200" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="607" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="930" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="204" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="930" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="206" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="208" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="930" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="210" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="930" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="930" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="212" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="214" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="958" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="966" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="216" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="954" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="200" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="978" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="218" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="978" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="974" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="200" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="978" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="220" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="222" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="224" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="226" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1060"><net_src comp="226" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1065"><net_src comp="1026" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="214" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="1031" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1026" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1031" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="214" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="228" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1026" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="1067" pin="2"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=3"/></net>

<net id="1113"><net_src comp="230" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1114"><net_src comp="232" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1115"><net_src comp="226" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1116"><net_src comp="234" pin="0"/><net_sink comp="1100" pin=3"/></net>

<net id="1117"><net_src comp="236" pin="0"/><net_sink comp="1100" pin=5"/></net>

<net id="1118"><net_src comp="1036" pin="3"/><net_sink comp="1100" pin=6"/></net>

<net id="1119"><net_src comp="238" pin="0"/><net_sink comp="1100" pin=7"/></net>

<net id="1120"><net_src comp="1054" pin="3"/><net_sink comp="1100" pin=8"/></net>

<net id="1121"><net_src comp="140" pin="0"/><net_sink comp="1100" pin=9"/></net>

<net id="1122"><net_src comp="1090" pin="4"/><net_sink comp="1100" pin=10"/></net>

<net id="1127"><net_src comp="226" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1100" pin="11"/><net_sink comp="1123" pin=1"/></net>

<net id="1134"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1135"><net_src comp="1100" pin="11"/><net_sink comp="1129" pin=2"/></net>

<net id="1136"><net_src comp="1129" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="1137"><net_src comp="1129" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="1138"><net_src comp="1129" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="1140"><net_src comp="1129" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="1141"><net_src comp="1129" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="1142"><net_src comp="1129" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="1143"><net_src comp="1129" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="1144"><net_src comp="1129" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="1145"><net_src comp="1129" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="1146"><net_src comp="1129" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="1147"><net_src comp="1129" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="1148"><net_src comp="1129" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="1149"><net_src comp="1129" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="1150"><net_src comp="1129" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="1151"><net_src comp="1129" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="1156"><net_src comp="719" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="18" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="132" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1158" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="1168"><net_src comp="52" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="54" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="52" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="1169" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="240" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1195"><net_src comp="194" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1197"><net_src comp="188" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1198"><net_src comp="196" pin="0"/><net_sink comp="1189" pin=3"/></net>

<net id="1202"><net_src comp="1183" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="200" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1215"><net_src comp="1208" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="242" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1223"><net_src comp="186" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="188" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1226"><net_src comp="190" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1230"><net_src comp="1211" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1236"><net_src comp="244" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="246" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1242"><net_src comp="248" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1248"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="1231" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="1243" pin="3"/><net_sink comp="1249" pin=1"/></net>

<net id="1261"><net_src comp="198" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="196" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1267"><net_src comp="200" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1272"><net_src comp="202" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1263" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="1268" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1285"><net_src comp="1256" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1286"><net_src comp="1273" pin="3"/><net_sink comp="1280" pin=1"/></net>

<net id="1290"><net_src comp="1280" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="1249" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1287" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="60" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="62" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="60" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1314"><net_src comp="1301" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1319"><net_src comp="1311" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="250" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1327"><net_src comp="252" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1328"><net_src comp="1315" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1329"><net_src comp="188" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1330"><net_src comp="246" pin="0"/><net_sink comp="1321" pin=3"/></net>

<net id="1334"><net_src comp="1315" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1339"><net_src comp="200" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1347"><net_src comp="1340" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="184" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1355"><net_src comp="186" pin="0"/><net_sink comp="1349" pin=0"/></net>

<net id="1356"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=1"/></net>

<net id="1357"><net_src comp="188" pin="0"/><net_sink comp="1349" pin=2"/></net>

<net id="1358"><net_src comp="190" pin="0"/><net_sink comp="1349" pin=3"/></net>

<net id="1362"><net_src comp="1343" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="56" pin="0"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="58" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1375"><net_src comp="1363" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="54" pin="0"/><net_sink comp="1371" pin=1"/></net>

<net id="1381"><net_src comp="1367" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="56" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1386"><net_src comp="1367" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="1383" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="240" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1399"><net_src comp="194" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="1387" pin="2"/><net_sink comp="1393" pin=1"/></net>

<net id="1401"><net_src comp="188" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1402"><net_src comp="196" pin="0"/><net_sink comp="1393" pin=3"/></net>

<net id="1406"><net_src comp="1387" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1413"><net_src comp="254" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="1363" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1415"><net_src comp="144" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1416"><net_src comp="256" pin="0"/><net_sink comp="1407" pin=3"/></net>

<net id="1422"><net_src comp="258" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1423"><net_src comp="1363" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1424"><net_src comp="256" pin="0"/><net_sink comp="1417" pin=2"/></net>

<net id="1428"><net_src comp="1363" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1434"><net_src comp="260" pin="0"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="1425" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="262" pin="0"/><net_sink comp="1429" pin=2"/></net>

<net id="1441"><net_src comp="1429" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="200" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1447"><net_src comp="1407" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1448"><net_src comp="264" pin="0"/><net_sink comp="1443" pin=1"/></net>

<net id="1454"><net_src comp="1437" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1455"><net_src comp="1443" pin="2"/><net_sink comp="1449" pin=1"/></net>

<net id="1456"><net_src comp="1407" pin="4"/><net_sink comp="1449" pin=2"/></net>

<net id="1462"><net_src comp="1417" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1449" pin="3"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="1407" pin="4"/><net_sink comp="1457" pin=2"/></net>

<net id="1470"><net_src comp="266" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1471"><net_src comp="268" pin="0"/><net_sink comp="1465" pin=2"/></net>

<net id="1476"><net_src comp="264" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1482"><net_src comp="1472" pin="2"/><net_sink comp="1477" pin=1"/></net>

<net id="1488"><net_src comp="1465" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1489"><net_src comp="1477" pin="3"/><net_sink comp="1483" pin=1"/></net>

<net id="1495"><net_src comp="198" pin="0"/><net_sink comp="1490" pin=0"/></net>

<net id="1496"><net_src comp="196" pin="0"/><net_sink comp="1490" pin=2"/></net>

<net id="1501"><net_src comp="200" pin="0"/><net_sink comp="1497" pin=1"/></net>

<net id="1506"><net_src comp="202" pin="0"/><net_sink comp="1502" pin=1"/></net>

<net id="1512"><net_src comp="1497" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1513"><net_src comp="1502" pin="2"/><net_sink comp="1507" pin=1"/></net>

<net id="1519"><net_src comp="1490" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="1507" pin="3"/><net_sink comp="1514" pin=1"/></net>

<net id="1524"><net_src comp="1514" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1529"><net_src comp="1483" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="1521" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1534"><net_src comp="370" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1540"><net_src comp="178" pin="0"/><net_sink comp="1535" pin=0"/></net>

<net id="1541"><net_src comp="370" pin="2"/><net_sink comp="1535" pin=1"/></net>

<net id="1542"><net_src comp="180" pin="0"/><net_sink comp="1535" pin=2"/></net>

<net id="1547"><net_src comp="1531" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1548"><net_src comp="58" pin="0"/><net_sink comp="1543" pin=1"/></net>

<net id="1553"><net_src comp="200" pin="0"/><net_sink comp="1549" pin=1"/></net>

<net id="1557"><net_src comp="64" pin="0"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="66" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1566"><net_src comp="1554" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="62" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1572"><net_src comp="1558" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1573"><net_src comp="64" pin="0"/><net_sink comp="1568" pin=1"/></net>

<net id="1578"><net_src comp="1531" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1579"><net_src comp="66" pin="0"/><net_sink comp="1574" pin=1"/></net>

<net id="1583"><net_src comp="1558" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1588"><net_src comp="1580" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1589"><net_src comp="250" pin="0"/><net_sink comp="1584" pin=1"/></net>

<net id="1596"><net_src comp="252" pin="0"/><net_sink comp="1590" pin=0"/></net>

<net id="1597"><net_src comp="1584" pin="2"/><net_sink comp="1590" pin=1"/></net>

<net id="1598"><net_src comp="188" pin="0"/><net_sink comp="1590" pin=2"/></net>

<net id="1599"><net_src comp="246" pin="0"/><net_sink comp="1590" pin=3"/></net>

<net id="1603"><net_src comp="1584" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1610"><net_src comp="254" pin="0"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="1554" pin="1"/><net_sink comp="1604" pin=1"/></net>

<net id="1612"><net_src comp="144" pin="0"/><net_sink comp="1604" pin=2"/></net>

<net id="1613"><net_src comp="256" pin="0"/><net_sink comp="1604" pin=3"/></net>

<net id="1619"><net_src comp="258" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1620"><net_src comp="1554" pin="1"/><net_sink comp="1614" pin=1"/></net>

<net id="1621"><net_src comp="256" pin="0"/><net_sink comp="1614" pin=2"/></net>

<net id="1625"><net_src comp="1554" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1631"><net_src comp="260" pin="0"/><net_sink comp="1626" pin=0"/></net>

<net id="1632"><net_src comp="1622" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1633"><net_src comp="262" pin="0"/><net_sink comp="1626" pin=2"/></net>

<net id="1638"><net_src comp="1626" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1639"><net_src comp="200" pin="0"/><net_sink comp="1634" pin=1"/></net>

<net id="1644"><net_src comp="1604" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1645"><net_src comp="264" pin="0"/><net_sink comp="1640" pin=1"/></net>

<net id="1651"><net_src comp="1634" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1652"><net_src comp="1640" pin="2"/><net_sink comp="1646" pin=1"/></net>

<net id="1653"><net_src comp="1604" pin="4"/><net_sink comp="1646" pin=2"/></net>

<net id="1659"><net_src comp="1614" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1660"><net_src comp="1646" pin="3"/><net_sink comp="1654" pin=1"/></net>

<net id="1661"><net_src comp="1604" pin="4"/><net_sink comp="1654" pin=2"/></net>

<net id="1666"><net_src comp="1531" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1667"><net_src comp="74" pin="0"/><net_sink comp="1662" pin=1"/></net>

<net id="1675"><net_src comp="1668" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1676"><net_src comp="242" pin="0"/><net_sink comp="1671" pin=1"/></net>

<net id="1683"><net_src comp="186" pin="0"/><net_sink comp="1677" pin=0"/></net>

<net id="1684"><net_src comp="1671" pin="2"/><net_sink comp="1677" pin=1"/></net>

<net id="1685"><net_src comp="188" pin="0"/><net_sink comp="1677" pin=2"/></net>

<net id="1686"><net_src comp="190" pin="0"/><net_sink comp="1677" pin=3"/></net>

<net id="1692"><net_src comp="198" pin="0"/><net_sink comp="1687" pin=0"/></net>

<net id="1693"><net_src comp="1671" pin="2"/><net_sink comp="1687" pin=1"/></net>

<net id="1694"><net_src comp="196" pin="0"/><net_sink comp="1687" pin=2"/></net>

<net id="1698"><net_src comp="1671" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1703"><net_src comp="1695" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1704"><net_src comp="200" pin="0"/><net_sink comp="1699" pin=1"/></net>

<net id="1709"><net_src comp="1677" pin="4"/><net_sink comp="1705" pin=0"/></net>

<net id="1710"><net_src comp="202" pin="0"/><net_sink comp="1705" pin=1"/></net>

<net id="1716"><net_src comp="1699" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1717"><net_src comp="1705" pin="2"/><net_sink comp="1711" pin=1"/></net>

<net id="1718"><net_src comp="1677" pin="4"/><net_sink comp="1711" pin=2"/></net>

<net id="1724"><net_src comp="1687" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1725"><net_src comp="1711" pin="3"/><net_sink comp="1719" pin=1"/></net>

<net id="1726"><net_src comp="1677" pin="4"/><net_sink comp="1719" pin=2"/></net>

<net id="1730"><net_src comp="1719" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1736"><net_src comp="244" pin="0"/><net_sink comp="1731" pin=0"/></net>

<net id="1737"><net_src comp="246" pin="0"/><net_sink comp="1731" pin=2"/></net>

<net id="1742"><net_src comp="248" pin="0"/><net_sink comp="1738" pin=1"/></net>

<net id="1748"><net_src comp="1738" pin="2"/><net_sink comp="1743" pin=1"/></net>

<net id="1754"><net_src comp="1731" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1755"><net_src comp="1743" pin="3"/><net_sink comp="1749" pin=1"/></net>

<net id="1760"><net_src comp="1749" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1761"><net_src comp="1727" pin="1"/><net_sink comp="1756" pin=1"/></net>

<net id="1766"><net_src comp="200" pin="0"/><net_sink comp="1762" pin=1"/></net>

<net id="1780"><net_src comp="1773" pin="1"/><net_sink comp="1776" pin=0"/></net>

<net id="1781"><net_src comp="1767" pin="1"/><net_sink comp="1776" pin=1"/></net>

<net id="1786"><net_src comp="1776" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1787"><net_src comp="1770" pin="1"/><net_sink comp="1782" pin=1"/></net>

<net id="1792"><net_src comp="184" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1799"><net_src comp="186" pin="0"/><net_sink comp="1793" pin=0"/></net>

<net id="1800"><net_src comp="1788" pin="2"/><net_sink comp="1793" pin=1"/></net>

<net id="1801"><net_src comp="188" pin="0"/><net_sink comp="1793" pin=2"/></net>

<net id="1802"><net_src comp="190" pin="0"/><net_sink comp="1793" pin=3"/></net>

<net id="1808"><net_src comp="198" pin="0"/><net_sink comp="1803" pin=0"/></net>

<net id="1809"><net_src comp="1788" pin="2"/><net_sink comp="1803" pin=1"/></net>

<net id="1810"><net_src comp="196" pin="0"/><net_sink comp="1803" pin=2"/></net>

<net id="1814"><net_src comp="1788" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1819"><net_src comp="1811" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1820"><net_src comp="200" pin="0"/><net_sink comp="1815" pin=1"/></net>

<net id="1825"><net_src comp="1793" pin="4"/><net_sink comp="1821" pin=0"/></net>

<net id="1826"><net_src comp="202" pin="0"/><net_sink comp="1821" pin=1"/></net>

<net id="1832"><net_src comp="1815" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1833"><net_src comp="1821" pin="2"/><net_sink comp="1827" pin=1"/></net>

<net id="1834"><net_src comp="1793" pin="4"/><net_sink comp="1827" pin=2"/></net>

<net id="1840"><net_src comp="1803" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1841"><net_src comp="1827" pin="3"/><net_sink comp="1835" pin=1"/></net>

<net id="1842"><net_src comp="1793" pin="4"/><net_sink comp="1835" pin=2"/></net>

<net id="1846"><net_src comp="1835" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1852"><net_src comp="266" pin="0"/><net_sink comp="1847" pin=0"/></net>

<net id="1853"><net_src comp="268" pin="0"/><net_sink comp="1847" pin=2"/></net>

<net id="1858"><net_src comp="264" pin="0"/><net_sink comp="1854" pin=1"/></net>

<net id="1864"><net_src comp="1854" pin="2"/><net_sink comp="1859" pin=1"/></net>

<net id="1870"><net_src comp="1847" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1871"><net_src comp="1859" pin="3"/><net_sink comp="1865" pin=1"/></net>

<net id="1876"><net_src comp="1865" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1877"><net_src comp="1843" pin="1"/><net_sink comp="1872" pin=1"/></net>

<net id="1883"><net_src comp="244" pin="0"/><net_sink comp="1878" pin=0"/></net>

<net id="1884"><net_src comp="246" pin="0"/><net_sink comp="1878" pin=2"/></net>

<net id="1889"><net_src comp="248" pin="0"/><net_sink comp="1885" pin=1"/></net>

<net id="1895"><net_src comp="1885" pin="2"/><net_sink comp="1890" pin=1"/></net>

<net id="1901"><net_src comp="1878" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1902"><net_src comp="1890" pin="3"/><net_sink comp="1896" pin=1"/></net>

<net id="1906"><net_src comp="1896" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1911"><net_src comp="1903" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="1843" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="1916"><net_src comp="1782" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1931"><net_src comp="1924" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="1932"><net_src comp="1918" pin="1"/><net_sink comp="1927" pin=1"/></net>

<net id="1937"><net_src comp="1927" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1938"><net_src comp="1921" pin="1"/><net_sink comp="1933" pin=1"/></net>

<net id="1942"><net_src comp="70" pin="0"/><net_sink comp="1939" pin=0"/></net>

<net id="1946"><net_src comp="72" pin="0"/><net_sink comp="1943" pin=0"/></net>

<net id="1951"><net_src comp="1939" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="1952"><net_src comp="68" pin="0"/><net_sink comp="1947" pin=1"/></net>

<net id="1957"><net_src comp="1943" pin="1"/><net_sink comp="1953" pin=0"/></net>

<net id="1958"><net_src comp="70" pin="0"/><net_sink comp="1953" pin=1"/></net>

<net id="1963"><net_src comp="72" pin="0"/><net_sink comp="1959" pin=1"/></net>

<net id="1970"><net_src comp="254" pin="0"/><net_sink comp="1964" pin=0"/></net>

<net id="1971"><net_src comp="1943" pin="1"/><net_sink comp="1964" pin=1"/></net>

<net id="1972"><net_src comp="144" pin="0"/><net_sink comp="1964" pin=2"/></net>

<net id="1973"><net_src comp="256" pin="0"/><net_sink comp="1964" pin=3"/></net>

<net id="1979"><net_src comp="258" pin="0"/><net_sink comp="1974" pin=0"/></net>

<net id="1980"><net_src comp="1943" pin="1"/><net_sink comp="1974" pin=1"/></net>

<net id="1981"><net_src comp="256" pin="0"/><net_sink comp="1974" pin=2"/></net>

<net id="1985"><net_src comp="1943" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="1991"><net_src comp="260" pin="0"/><net_sink comp="1986" pin=0"/></net>

<net id="1992"><net_src comp="1982" pin="1"/><net_sink comp="1986" pin=1"/></net>

<net id="1993"><net_src comp="262" pin="0"/><net_sink comp="1986" pin=2"/></net>

<net id="1998"><net_src comp="1986" pin="3"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="200" pin="0"/><net_sink comp="1994" pin=1"/></net>

<net id="2004"><net_src comp="1964" pin="4"/><net_sink comp="2000" pin=0"/></net>

<net id="2005"><net_src comp="264" pin="0"/><net_sink comp="2000" pin=1"/></net>

<net id="2011"><net_src comp="1994" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2012"><net_src comp="2000" pin="2"/><net_sink comp="2006" pin=1"/></net>

<net id="2013"><net_src comp="1964" pin="4"/><net_sink comp="2006" pin=2"/></net>

<net id="2019"><net_src comp="1974" pin="3"/><net_sink comp="2014" pin=0"/></net>

<net id="2020"><net_src comp="2006" pin="3"/><net_sink comp="2014" pin=1"/></net>

<net id="2021"><net_src comp="1964" pin="4"/><net_sink comp="2014" pin=2"/></net>

<net id="2025"><net_src comp="1939" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="2030"><net_src comp="2022" pin="1"/><net_sink comp="2026" pin=0"/></net>

<net id="2031"><net_src comp="192" pin="0"/><net_sink comp="2026" pin=1"/></net>

<net id="2038"><net_src comp="194" pin="0"/><net_sink comp="2032" pin=0"/></net>

<net id="2039"><net_src comp="2026" pin="2"/><net_sink comp="2032" pin=1"/></net>

<net id="2040"><net_src comp="188" pin="0"/><net_sink comp="2032" pin=2"/></net>

<net id="2041"><net_src comp="196" pin="0"/><net_sink comp="2032" pin=3"/></net>

<net id="2045"><net_src comp="2026" pin="2"/><net_sink comp="2042" pin=0"/></net>

<net id="2050"><net_src comp="2042" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2051"><net_src comp="200" pin="0"/><net_sink comp="2046" pin=1"/></net>

<net id="2056"><net_src comp="2032" pin="4"/><net_sink comp="2052" pin=0"/></net>

<net id="2057"><net_src comp="248" pin="0"/><net_sink comp="2052" pin=1"/></net>

<net id="2061"><net_src comp="1933" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2071"><net_src comp="244" pin="0"/><net_sink comp="2066" pin=0"/></net>

<net id="2072"><net_src comp="246" pin="0"/><net_sink comp="2066" pin=2"/></net>

<net id="2083"><net_src comp="2066" pin="3"/><net_sink comp="2078" pin=0"/></net>

<net id="2084"><net_src comp="2073" pin="3"/><net_sink comp="2078" pin=1"/></net>

<net id="2088"><net_src comp="2078" pin="3"/><net_sink comp="2085" pin=0"/></net>

<net id="2099"><net_src comp="2085" pin="1"/><net_sink comp="2095" pin=0"/></net>

<net id="2100"><net_src comp="2089" pin="1"/><net_sink comp="2095" pin=1"/></net>

<net id="2104"><net_src comp="2095" pin="2"/><net_sink comp="2101" pin=0"/></net>

<net id="2109"><net_src comp="2101" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="2110"><net_src comp="2063" pin="1"/><net_sink comp="2105" pin=1"/></net>

<net id="2115"><net_src comp="2105" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2116"><net_src comp="2092" pin="1"/><net_sink comp="2111" pin=1"/></net>

<net id="2120"><net_src comp="2111" pin="2"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2128"><net_src comp="270" pin="0"/><net_sink comp="2122" pin=0"/></net>

<net id="2129"><net_src comp="272" pin="0"/><net_sink comp="2122" pin=2"/></net>

<net id="2133"><net_src comp="2122" pin="4"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="2138"><net_src comp="590" pin="2"/><net_sink comp="2135" pin=0"/></net>

<net id="2142"><net_src comp="2135" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2148"><net_src comp="276" pin="0"/><net_sink comp="2143" pin=0"/></net>

<net id="2149"><net_src comp="2135" pin="1"/><net_sink comp="2143" pin=1"/></net>

<net id="2150"><net_src comp="278" pin="0"/><net_sink comp="2143" pin=2"/></net>

<net id="2156"><net_src comp="280" pin="0"/><net_sink comp="2151" pin=0"/></net>

<net id="2157"><net_src comp="2135" pin="1"/><net_sink comp="2151" pin=1"/></net>

<net id="2158"><net_src comp="256" pin="0"/><net_sink comp="2151" pin=2"/></net>

<net id="2162"><net_src comp="2151" pin="3"/><net_sink comp="2159" pin=0"/></net>

<net id="2166"><net_src comp="2135" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2172"><net_src comp="282" pin="0"/><net_sink comp="2167" pin=0"/></net>

<net id="2173"><net_src comp="214" pin="0"/><net_sink comp="2167" pin=1"/></net>

<net id="2174"><net_src comp="2163" pin="1"/><net_sink comp="2167" pin=2"/></net>

<net id="2179"><net_src comp="284" pin="0"/><net_sink comp="2175" pin=0"/></net>

<net id="2180"><net_src comp="2159" pin="1"/><net_sink comp="2175" pin=1"/></net>

<net id="2184"><net_src comp="2175" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2189"><net_src comp="2175" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2190"><net_src comp="286" pin="0"/><net_sink comp="2185" pin=1"/></net>

<net id="2195"><net_src comp="2175" pin="2"/><net_sink comp="2191" pin=0"/></net>

<net id="2196"><net_src comp="288" pin="0"/><net_sink comp="2191" pin=1"/></net>

<net id="2200"><net_src comp="2181" pin="1"/><net_sink comp="2197" pin=0"/></net>

<net id="2205"><net_src comp="2167" pin="3"/><net_sink comp="2201" pin=0"/></net>

<net id="2206"><net_src comp="2197" pin="1"/><net_sink comp="2201" pin=1"/></net>

<net id="2212"><net_src comp="2191" pin="2"/><net_sink comp="2207" pin=0"/></net>

<net id="2213"><net_src comp="2201" pin="2"/><net_sink comp="2207" pin=1"/></net>

<net id="2214"><net_src comp="226" pin="0"/><net_sink comp="2207" pin=2"/></net>

<net id="2219"><net_src comp="286" pin="0"/><net_sink comp="2215" pin=0"/></net>

<net id="2220"><net_src comp="2175" pin="2"/><net_sink comp="2215" pin=1"/></net>

<net id="2225"><net_src comp="2215" pin="2"/><net_sink comp="2221" pin=0"/></net>

<net id="2226"><net_src comp="290" pin="0"/><net_sink comp="2221" pin=1"/></net>

<net id="2231"><net_src comp="292" pin="0"/><net_sink comp="2227" pin=1"/></net>

<net id="2236"><net_src comp="294" pin="0"/><net_sink comp="2232" pin=1"/></net>

<net id="2243"><net_src comp="2237" pin="1"/><net_sink comp="2240" pin=0"/></net>

<net id="2248"><net_src comp="2240" pin="1"/><net_sink comp="2244" pin=1"/></net>

<net id="2254"><net_src comp="2244" pin="2"/><net_sink comp="2249" pin=1"/></net>

<net id="2255"><net_src comp="226" pin="0"/><net_sink comp="2249" pin=2"/></net>

<net id="2260"><net_src comp="2227" pin="2"/><net_sink comp="2256" pin=0"/></net>

<net id="2261"><net_src comp="214" pin="0"/><net_sink comp="2256" pin=1"/></net>

<net id="2266"><net_src comp="2232" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2267"><net_src comp="2256" pin="2"/><net_sink comp="2262" pin=1"/></net>

<net id="2272"><net_src comp="2227" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2273"><net_src comp="2232" pin="2"/><net_sink comp="2268" pin=1"/></net>

<net id="2278"><net_src comp="2268" pin="2"/><net_sink comp="2274" pin=0"/></net>

<net id="2279"><net_src comp="214" pin="0"/><net_sink comp="2274" pin=1"/></net>

<net id="2284"><net_src comp="2274" pin="2"/><net_sink comp="2280" pin=1"/></net>

<net id="2291"><net_src comp="228" pin="0"/><net_sink comp="2285" pin=0"/></net>

<net id="2292"><net_src comp="2227" pin="2"/><net_sink comp="2285" pin=1"/></net>

<net id="2293"><net_src comp="2262" pin="2"/><net_sink comp="2285" pin=2"/></net>

<net id="2294"><net_src comp="2280" pin="2"/><net_sink comp="2285" pin=3"/></net>

<net id="2308"><net_src comp="230" pin="0"/><net_sink comp="2295" pin=0"/></net>

<net id="2309"><net_src comp="232" pin="0"/><net_sink comp="2295" pin=1"/></net>

<net id="2310"><net_src comp="226" pin="0"/><net_sink comp="2295" pin=2"/></net>

<net id="2311"><net_src comp="234" pin="0"/><net_sink comp="2295" pin=3"/></net>

<net id="2312"><net_src comp="236" pin="0"/><net_sink comp="2295" pin=5"/></net>

<net id="2313"><net_src comp="238" pin="0"/><net_sink comp="2295" pin=7"/></net>

<net id="2314"><net_src comp="2249" pin="3"/><net_sink comp="2295" pin=8"/></net>

<net id="2315"><net_src comp="140" pin="0"/><net_sink comp="2295" pin=9"/></net>

<net id="2316"><net_src comp="2285" pin="4"/><net_sink comp="2295" pin=10"/></net>

<net id="2321"><net_src comp="226" pin="0"/><net_sink comp="2317" pin=0"/></net>

<net id="2322"><net_src comp="2295" pin="11"/><net_sink comp="2317" pin=1"/></net>

<net id="2328"><net_src comp="2317" pin="2"/><net_sink comp="2323" pin=1"/></net>

<net id="2329"><net_src comp="2295" pin="11"/><net_sink comp="2323" pin=2"/></net>

<net id="2336"><net_src comp="270" pin="0"/><net_sink comp="2330" pin=0"/></net>

<net id="2337"><net_src comp="272" pin="0"/><net_sink comp="2330" pin=2"/></net>

<net id="2338"><net_src comp="2323" pin="3"/><net_sink comp="2330" pin=3"/></net>

<net id="2342"><net_src comp="2330" pin="4"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="2347"><net_src comp="304" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2352"><net_src comp="316" pin="2"/><net_sink comp="2349" pin=0"/></net>

<net id="2356"><net_src comp="322" pin="2"/><net_sink comp="2353" pin=0"/></net>

<net id="2360"><net_src comp="328" pin="2"/><net_sink comp="2357" pin=0"/></net>

<net id="2364"><net_src comp="296" pin="1"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="2366"><net_src comp="2361" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="2370"><net_src comp="300" pin="1"/><net_sink comp="2367" pin=0"/></net>

<net id="2371"><net_src comp="2367" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="2372"><net_src comp="2367" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="2376"><net_src comp="621" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="2381"><net_src comp="625" pin="3"/><net_sink comp="2378" pin=0"/></net>

<net id="2382"><net_src comp="2378" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="2383"><net_src comp="2378" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="2387"><net_src comp="647" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="2392"><net_src comp="665" pin="2"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="2397"><net_src comp="671" pin="1"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="2402"><net_src comp="679" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="745" pin=34"/></net>

<net id="2407"><net_src comp="382" pin="3"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="2412"><net_src comp="389" pin="3"/><net_sink comp="2409" pin=0"/></net>

<net id="2413"><net_src comp="2409" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="2417"><net_src comp="396" pin="3"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="2422"><net_src comp="403" pin="3"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="2427"><net_src comp="410" pin="3"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="2432"><net_src comp="417" pin="3"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="2437"><net_src comp="424" pin="3"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="2442"><net_src comp="431" pin="3"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="2447"><net_src comp="438" pin="3"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="2452"><net_src comp="445" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="2457"><net_src comp="452" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="2462"><net_src comp="459" pin="3"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="2467"><net_src comp="466" pin="3"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="2472"><net_src comp="473" pin="3"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="2477"><net_src comp="480" pin="3"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="2482"><net_src comp="487" pin="3"/><net_sink comp="2479" pin=0"/></net>

<net id="2483"><net_src comp="2479" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="2487"><net_src comp="713" pin="2"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="2492"><net_src comp="340" pin="2"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2497"><net_src comp="816" pin="1"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="2502"><net_src comp="352" pin="2"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2507"><net_src comp="825" pin="3"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="2512"><net_src comp="833" pin="1"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="2517"><net_src comp="600" pin="1"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="2522"><net_src comp="617" pin="1"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="2527"><net_src comp="600" pin="1"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="2532"><net_src comp="617" pin="1"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="2537"><net_src comp="600" pin="1"/><net_sink comp="2534" pin=0"/></net>

<net id="2538"><net_src comp="2534" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="2542"><net_src comp="846" pin="2"/><net_sink comp="2539" pin=0"/></net>

<net id="2543"><net_src comp="2539" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="2547"><net_src comp="852" pin="4"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="2549"><net_src comp="2544" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="2550"><net_src comp="2544" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="2554"><net_src comp="862" pin="1"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="2559"><net_src comp="866" pin="1"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="2564"><net_src comp="874" pin="2"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1878" pin=1"/></net>

<net id="2569"><net_src comp="880" pin="4"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="2571"><net_src comp="2566" pin="1"/><net_sink comp="1890" pin=2"/></net>

<net id="2572"><net_src comp="2566" pin="1"/><net_sink comp="1896" pin=2"/></net>

<net id="2576"><net_src comp="890" pin="1"/><net_sink comp="2573" pin=0"/></net>

<net id="2577"><net_src comp="2573" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="2581"><net_src comp="918" pin="3"/><net_sink comp="2578" pin=0"/></net>

<net id="2582"><net_src comp="2578" pin="1"/><net_sink comp="2089" pin=0"/></net>

<net id="2586"><net_src comp="925" pin="2"/><net_sink comp="2583" pin=0"/></net>

<net id="2587"><net_src comp="2583" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2591"><net_src comp="611" pin="2"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="2596"><net_src comp="934" pin="1"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="2601"><net_src comp="938" pin="3"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="2606"><net_src comp="946" pin="3"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="2611"><net_src comp="962" pin="1"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="2613"><net_src comp="2608" pin="1"/><net_sink comp="1100" pin=4"/></net>

<net id="2617"><net_src comp="984" pin="2"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="2622"><net_src comp="990" pin="2"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="2627"><net_src comp="1010" pin="1"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="2632"><net_src comp="1014" pin="2"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="2637"><net_src comp="1020" pin="2"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="2642"><net_src comp="1129" pin="3"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1158" pin=2"/></net>

<net id="2647"><net_src comp="1165" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="2652"><net_src comp="1183" pin="2"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="2657"><net_src comp="1189" pin="4"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="2659"><net_src comp="2654" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="2660"><net_src comp="2654" pin="1"/><net_sink comp="1249" pin=2"/></net>

<net id="2664"><net_src comp="1199" pin="1"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="2669"><net_src comp="1203" pin="2"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="2674"><net_src comp="1211" pin="2"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="2679"><net_src comp="1217" pin="4"/><net_sink comp="2676" pin=0"/></net>

<net id="2680"><net_src comp="2676" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="2681"><net_src comp="2676" pin="1"/><net_sink comp="1273" pin=2"/></net>

<net id="2682"><net_src comp="2676" pin="1"/><net_sink comp="1280" pin=2"/></net>

<net id="2686"><net_src comp="1227" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="2691"><net_src comp="1291" pin="2"/><net_sink comp="2688" pin=0"/></net>

<net id="2692"><net_src comp="2688" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="2696"><net_src comp="1297" pin="1"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2701"><net_src comp="1315" pin="2"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="2706"><net_src comp="1321" pin="4"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="2708"><net_src comp="2703" pin="1"/><net_sink comp="1477" pin=2"/></net>

<net id="2709"><net_src comp="2703" pin="1"/><net_sink comp="1483" pin=2"/></net>

<net id="2713"><net_src comp="1331" pin="1"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="2718"><net_src comp="1335" pin="2"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="2723"><net_src comp="1343" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="2728"><net_src comp="1349" pin="4"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="2730"><net_src comp="2725" pin="1"/><net_sink comp="1507" pin=2"/></net>

<net id="2731"><net_src comp="2725" pin="1"/><net_sink comp="1514" pin=2"/></net>

<net id="2735"><net_src comp="1359" pin="1"/><net_sink comp="2732" pin=0"/></net>

<net id="2736"><net_src comp="2732" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="2740"><net_src comp="1387" pin="2"/><net_sink comp="2737" pin=0"/></net>

<net id="2741"><net_src comp="2737" pin="1"/><net_sink comp="1731" pin=1"/></net>

<net id="2745"><net_src comp="1393" pin="4"/><net_sink comp="2742" pin=0"/></net>

<net id="2746"><net_src comp="2742" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="2747"><net_src comp="2742" pin="1"/><net_sink comp="1743" pin=2"/></net>

<net id="2748"><net_src comp="2742" pin="1"/><net_sink comp="1749" pin=2"/></net>

<net id="2752"><net_src comp="1403" pin="1"/><net_sink comp="2749" pin=0"/></net>

<net id="2753"><net_src comp="2749" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2757"><net_src comp="1457" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="2762"><net_src comp="1525" pin="2"/><net_sink comp="2759" pin=0"/></net>

<net id="2763"><net_src comp="2759" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="2767"><net_src comp="1531" pin="1"/><net_sink comp="2764" pin=0"/></net>

<net id="2768"><net_src comp="2764" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="2769"><net_src comp="2764" pin="1"/><net_sink comp="2122" pin=3"/></net>

<net id="2773"><net_src comp="1535" pin="3"/><net_sink comp="2770" pin=0"/></net>

<net id="2774"><net_src comp="2770" pin="1"/><net_sink comp="2122" pin=1"/></net>

<net id="2775"><net_src comp="2770" pin="1"/><net_sink comp="2330" pin=1"/></net>

<net id="2779"><net_src comp="1549" pin="2"/><net_sink comp="2776" pin=0"/></net>

<net id="2780"><net_src comp="2776" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="2784"><net_src comp="1584" pin="2"/><net_sink comp="2781" pin=0"/></net>

<net id="2785"><net_src comp="2781" pin="1"/><net_sink comp="1847" pin=1"/></net>

<net id="2789"><net_src comp="1590" pin="4"/><net_sink comp="2786" pin=0"/></net>

<net id="2790"><net_src comp="2786" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="2791"><net_src comp="2786" pin="1"/><net_sink comp="1859" pin=2"/></net>

<net id="2792"><net_src comp="2786" pin="1"/><net_sink comp="1865" pin=2"/></net>

<net id="2796"><net_src comp="1600" pin="1"/><net_sink comp="2793" pin=0"/></net>

<net id="2797"><net_src comp="2793" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="2801"><net_src comp="1654" pin="3"/><net_sink comp="2798" pin=0"/></net>

<net id="2802"><net_src comp="2798" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="2806"><net_src comp="1668" pin="1"/><net_sink comp="2803" pin=0"/></net>

<net id="2807"><net_src comp="2803" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="2811"><net_src comp="1756" pin="2"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="2816"><net_src comp="1762" pin="2"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="1859" pin=0"/></net>

<net id="2821"><net_src comp="1872" pin="2"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="1921" pin=0"/></net>

<net id="2826"><net_src comp="1907" pin="2"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="2092" pin=0"/></net>

<net id="2831"><net_src comp="1913" pin="1"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2836"><net_src comp="2014" pin="3"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="2063" pin=0"/></net>

<net id="2841"><net_src comp="2026" pin="2"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="2066" pin=1"/></net>

<net id="2846"><net_src comp="2032" pin="4"/><net_sink comp="2843" pin=0"/></net>

<net id="2847"><net_src comp="2843" pin="1"/><net_sink comp="2073" pin=2"/></net>

<net id="2848"><net_src comp="2843" pin="1"/><net_sink comp="2078" pin=2"/></net>

<net id="2852"><net_src comp="2046" pin="2"/><net_sink comp="2849" pin=0"/></net>

<net id="2853"><net_src comp="2849" pin="1"/><net_sink comp="2073" pin=0"/></net>

<net id="2857"><net_src comp="2052" pin="2"/><net_sink comp="2854" pin=0"/></net>

<net id="2858"><net_src comp="2854" pin="1"/><net_sink comp="2073" pin=1"/></net>

<net id="2862"><net_src comp="2058" pin="1"/><net_sink comp="2859" pin=0"/></net>

<net id="2863"><net_src comp="2859" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2867"><net_src comp="2117" pin="1"/><net_sink comp="2864" pin=0"/></net>

<net id="2868"><net_src comp="2864" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="2872"><net_src comp="2130" pin="1"/><net_sink comp="2869" pin=0"/></net>

<net id="2873"><net_src comp="2869" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="2877"><net_src comp="600" pin="1"/><net_sink comp="2874" pin=0"/></net>

<net id="2878"><net_src comp="2874" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2882"><net_src comp="600" pin="1"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2887"><net_src comp="600" pin="1"/><net_sink comp="2884" pin=0"/></net>

<net id="2888"><net_src comp="2884" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2892"><net_src comp="595" pin="2"/><net_sink comp="2889" pin=0"/></net>

<net id="2893"><net_src comp="2889" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="2897"><net_src comp="595" pin="2"/><net_sink comp="2894" pin=0"/></net>

<net id="2898"><net_src comp="2894" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="2902"><net_src comp="595" pin="2"/><net_sink comp="2899" pin=0"/></net>

<net id="2903"><net_src comp="2899" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="2907"><net_src comp="590" pin="2"/><net_sink comp="2904" pin=0"/></net>

<net id="2908"><net_src comp="2904" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="2912"><net_src comp="2139" pin="1"/><net_sink comp="2909" pin=0"/></net>

<net id="2913"><net_src comp="2909" pin="1"/><net_sink comp="2227" pin=0"/></net>

<net id="2917"><net_src comp="2143" pin="3"/><net_sink comp="2914" pin=0"/></net>

<net id="2918"><net_src comp="2914" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2922"><net_src comp="2151" pin="3"/><net_sink comp="2919" pin=0"/></net>

<net id="2923"><net_src comp="2919" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2927"><net_src comp="2167" pin="3"/><net_sink comp="2924" pin=0"/></net>

<net id="2928"><net_src comp="2924" pin="1"/><net_sink comp="2244" pin=0"/></net>

<net id="2929"><net_src comp="2924" pin="1"/><net_sink comp="2295" pin=4"/></net>

<net id="2933"><net_src comp="2185" pin="2"/><net_sink comp="2930" pin=0"/></net>

<net id="2934"><net_src comp="2930" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="2938"><net_src comp="2207" pin="3"/><net_sink comp="2935" pin=0"/></net>

<net id="2939"><net_src comp="2935" pin="1"/><net_sink comp="2295" pin=6"/></net>

<net id="2943"><net_src comp="2215" pin="2"/><net_sink comp="2940" pin=0"/></net>

<net id="2944"><net_src comp="2940" pin="1"/><net_sink comp="2237" pin=0"/></net>

<net id="2948"><net_src comp="2221" pin="2"/><net_sink comp="2945" pin=0"/></net>

<net id="2949"><net_src comp="2945" pin="1"/><net_sink comp="2249" pin=0"/></net>

<net id="2953"><net_src comp="2339" pin="1"/><net_sink comp="2950" pin=0"/></net>

<net id="2954"><net_src comp="2950" pin="1"/><net_sink comp="375" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {32 51 }
	Port: delay_index | {21 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20 | {20 }
	Port: echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21 | {20 }
	Port: p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10 | {20 }
	Port: p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11 | {20 }
	Port: p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12 | {20 }
	Port: p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13 | {20 }
	Port: p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14 | {20 }
	Port: p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15 | {20 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low | {21 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1 | {25 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2 | {25 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3 | {26 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid | {23 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1 | {26 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2 | {26 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3 | {26 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1 | {29 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2 | {29 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high | {29 }
	Port: eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3 | {26 }
 - Input state : 
	Port: master_audio_control : in_r | {1 }
	Port: master_audio_control : enable_distortion | {1 }
	Port: master_audio_control : enable_echo | {1 }
	Port: master_audio_control : enable_eq | {1 }
	Port: master_audio_control : hard_clip_level | {1 }
	Port: master_audio_control : gain_low | {1 }
	Port: master_audio_control : gain_mid | {2 }
	Port: master_audio_control : gain_high | {3 }
	Port: master_audio_control : delay_index | {1 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20 | {1 2 }
	Port: master_audio_control : echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21 | {1 2 }
	Port: master_audio_control : p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10 | {1 2 }
	Port: master_audio_control : p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11 | {1 2 }
	Port: master_audio_control : p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12 | {1 2 }
	Port: master_audio_control : p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13 | {1 2 }
	Port: master_audio_control : p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14 | {1 2 }
	Port: master_audio_control : p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15 | {1 2 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low | {21 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1 | {21 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2 | {25 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3 | {25 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid | {23 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1 | {23 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2 | {26 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3 | {26 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1 | {10 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2 | {29 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high | {29 }
	Port: master_audio_control : eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3 | {11 }
  - Chain level:
	State 1
		sext_ln29 : 1
		icmp_ln29 : 2
		x_1 : 3
		sext_ln30 : 4
		icmp_ln30 : 5
		x_2 : 1
		trunc_ln28 : 1
		lshr_ln : 1
		zext_ln28 : 2
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr : 3
		p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr : 3
		p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr : 3
		p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr : 3
		p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr : 3
		p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr : 3
		echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer : 3
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load : 4
		echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load : 4
		p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load : 4
		echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 : 4
		echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 : 4
		echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 : 4
		echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 : 4
		echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 : 4
		switch_ln34 : 2
		add_ln37 : 1
		srem_ln37 : 2
	State 2
		write_ln18 : 1
		p_s : 1
		write_ln42 : 2
		delayed_sample : 1
		sext_ln31 : 2
		conv_i3_i : 3
	State 3
		sext_ln31_1 : 1
		conv_i_i : 2
	State 4
	State 5
	State 6
	State 7
		mul_i_i : 1
	State 8
	State 9
	State 10
		sext_ln27_20 : 1
		mul_ln27_10 : 2
		tmp_49_cast : 3
		trunc_ln27_13 : 3
	State 11
		sext_ln27_15 : 1
		mul_ln27_8 : 2
		tmp_39_cast : 3
		trunc_ln27_10 : 3
		select_ln27_14 : 1
		select_ln27_27 : 2
	State 12
	State 13
		val : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		bitcast_ln716 : 1
		trunc_ln142 : 2
		tmp : 2
		tmp_8 : 2
		zext_ln142 : 3
		trunc_ln142_1 : 2
		trunc_ln142_2 : 2
		zext_ln142_1_cast : 3
		zext_ln142_1 : 4
		sub_ln142 : 4
		icmp_ln142_2 : 5
		icmp_ln142_3 : 5
		sext_ln142 : 5
		zext_ln142_2 : 6
		lshr_ln142 : 7
		trunc_ln142_3 : 8
		sub_ln142_1 : 5
		icmp_ln142_4 : 6
	State 20
		sext_ln142_2cast : 1
		shl_ln142 : 2
		select_ln142_1 : 3
		xor_ln142 : 1
		and_ln142 : 1
		or_ln142 : 1
		xor_ln142_1 : 1
		and_ln142_1 : 1
		sel_tmp6 : 1
		tmp_3 : 2
		sub_ln142_2 : 3
		output_value : 4
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
	State 21
		store_ln37 : 1
		write_ln42 : 1
		store_ln22 : 1
		sext_ln27_4 : 1
		mul_ln27_2 : 2
		tmp_19_cast : 3
		trunc_ln27_3 : 3
	State 22
		mul_ln27_3 : 1
		tmp_22_cast : 2
		trunc_ln27_4 : 2
	State 23
		select_ln27_3 : 1
		select_ln27_17 : 2
		select_ln27_4 : 1
		select_ln27_18 : 2
		sext_ln27_6 : 3
		add_ln27_6 : 4
		store_ln22 : 1
		sext_ln27_12 : 1
		mul_ln27_6 : 2
		tmp_36_cast_cast : 3
		trunc_ln27_8 : 3
	State 24
		mul_ln27_7 : 1
		tmp_36_cast : 2
		trunc_ln27_9 : 2
	State 25
		store_ln22 : 1
		store_ln22 : 1
		sext_ln27_2 : 1
		mul_ln27_1 : 2
		tmp_11_cast : 3
		trunc_ln27_1 : 3
		tmp_s : 1
		tmp_6 : 1
		trunc_ln27_2 : 1
		tmp_1 : 2
		icmp_ln27_2 : 3
		add_ln27_2 : 2
		select_ln27_2 : 4
		select_ln27_16 : 5
		select_ln27_8 : 1
		select_ln27_22 : 2
		select_ln27_9 : 1
		select_ln27_23 : 2
		sext_ln27_14 : 3
		add_ln27_15 : 4
	State 26
		store_ln24 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln24 : 1
		sext_ln27_10 : 1
		mul_ln27_5 : 2
		tmp_29_cast_cast : 3
		trunc_ln27_6 : 3
		tmp_12 : 1
		tmp_13 : 1
		trunc_ln27_7 : 1
		tmp_14 : 2
		icmp_ln27_7 : 3
		add_ln27_11 : 2
		select_ln27_7 : 4
		select_ln27_21 : 5
		store_ln24 : 1
	State 27
		mul_ln27 : 1
		tmp_5_cast : 2
		tmp_2 : 2
		trunc_ln27 : 2
		icmp_ln27 : 3
		add_ln27 : 3
		select_ln27 : 4
		select_ln27_10 : 5
		sext_ln27_1 : 6
		select_ln27_1 : 1
		select_ln27_15 : 2
		add_ln27_5 : 7
	State 28
		add_ln27_7 : 1
		acc : 2
		tmp_25_cast : 1
		tmp_10 : 1
		trunc_ln27_5 : 1
		icmp_ln27_5 : 2
		add_ln27_9 : 2
		select_ln27_5 : 3
		select_ln27_19 : 4
		sext_ln27_9 : 5
		select_ln27_6 : 1
		select_ln27_20 : 2
		add_ln27_14 : 6
		select_ln27_11 : 1
		select_ln27_24 : 2
		sext_ln27_21 : 3
		add_ln27_22 : 6
		sext_ln65 : 3
		conv_i22_i : 4
	State 29
		add_ln27_16 : 1
		acc_1 : 2
		store_ln22 : 1
		store_ln22 : 1
		tmp_18 : 1
		tmp_19 : 1
		trunc_ln27_11 : 1
		tmp_20 : 2
		icmp_ln27_11 : 3
		add_ln27_19 : 2
		select_ln27_12 : 4
		select_ln27_25 : 5
		sext_ln27_18 : 1
		mul_ln27_9 : 2
		tmp_46_cast : 3
		trunc_ln27_12 : 3
		icmp_ln27_12 : 4
		add_ln27_20 : 4
		sext_ln65_1 : 3
		conv_i18_i : 4
	State 30
		select_ln27_26 : 1
		sext_ln27_22 : 2
		add_ln27_23 : 3
		sext_ln27_25 : 4
		add_ln27_24 : 5
		acc_2 : 6
		sext_ln65_2 : 7
		conv_i_i1 : 8
	State 31
		p_086 : 1
		write_ln54 : 2
	State 32
	State 33
		mul_i23_i : 1
	State 34
		mul_i19_i : 1
	State 35
		mul_i_i1 : 1
	State 36
	State 37
		add_i : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		val_1 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		bitcast_ln725 : 1
		trunc_ln143 : 2
		tmp_23 : 2
		tmp_24 : 2
		zext_ln143 : 3
		trunc_ln143_1 : 2
		zext_ln143_1_cast : 3
		sub_ln143 : 4
		sext_ln143 : 5
		icmp_ln143_2 : 5
		icmp_ln143_3 : 5
		sext_ln143cast : 6
		lshr_ln143 : 7
		select_ln143 : 8
		sub_ln143_1 : 5
		icmp_ln143_4 : 6
	State 50
		sext_ln143_2cast : 1
		shl_ln143 : 2
		select_ln143_1 : 3
		xor_ln143 : 1
		and_ln143 : 1
		or_ln143 : 1
		xor_ln143_1 : 1
		and_ln143_1 : 1
		sel_tmp : 1
		tmp_25 : 2
		sub_ln143_2 : 3
		processed_sample : 4
		tmp_26 : 5
		zext_ln70 : 6
		write_ln70 : 7
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   dadd   |             grp_fu_607             |    0    |   645   |   749   |
|----------|------------------------------------|---------|---------|---------|
|   srem   |             grp_fu_719             |    0    |   732   |   559   |
|----------|------------------------------------|---------|---------|---------|
|          |             x_1_fu_647             |    0    |    0    |    24   |
|          |              x_fu_732              |    0    |    0    |    24   |
|          |        select_ln27_14_fu_911       |    0    |    0    |    21   |
|          |        select_ln27_27_fu_918       |    0    |    0    |    21   |
|          |        select_ln142_fu_1036        |    0    |    0    |    24   |
|          |       select_ln142_1_fu_1054       |    0    |    0    |    24   |
|          |        output_value_fu_1129        |    0    |    0    |    24   |
|          |        select_ln27_3_fu_1243       |    0    |    0    |    22   |
|          |       select_ln27_17_fu_1249       |    0    |    0    |    22   |
|          |        select_ln27_4_fu_1273       |    0    |    0    |    21   |
|          |       select_ln27_18_fu_1280       |    0    |    0    |    21   |
|          |        select_ln27_2_fu_1449       |    0    |    0    |    23   |
|          |       select_ln27_16_fu_1457       |    0    |    0    |    23   |
|          |        select_ln27_8_fu_1477       |    0    |    0    |    23   |
|          |       select_ln27_22_fu_1483       |    0    |    0    |    23   |
|          |        select_ln27_9_fu_1507       |    0    |    0    |    21   |
|          |       select_ln27_23_fu_1514       |    0    |    0    |    21   |
|  select  |        select_ln27_7_fu_1646       |    0    |    0    |    23   |
|          |       select_ln27_21_fu_1654       |    0    |    0    |    23   |
|          |         select_ln27_fu_1711        |    0    |    0    |    21   |
|          |       select_ln27_10_fu_1719       |    0    |    0    |    21   |
|          |        select_ln27_1_fu_1743       |    0    |    0    |    22   |
|          |       select_ln27_15_fu_1749       |    0    |    0    |    22   |
|          |        select_ln27_5_fu_1827       |    0    |    0    |    21   |
|          |       select_ln27_19_fu_1835       |    0    |    0    |    21   |
|          |        select_ln27_6_fu_1859       |    0    |    0    |    23   |
|          |       select_ln27_20_fu_1865       |    0    |    0    |    23   |
|          |       select_ln27_11_fu_1890       |    0    |    0    |    22   |
|          |       select_ln27_24_fu_1896       |    0    |    0    |    22   |
|          |       select_ln27_12_fu_2006       |    0    |    0    |    23   |
|          |       select_ln27_25_fu_2014       |    0    |    0    |    23   |
|          |       select_ln27_13_fu_2073       |    0    |    0    |    22   |
|          |       select_ln27_26_fu_2078       |    0    |    0    |    22   |
|          |        select_ln143_fu_2207        |    0    |    0    |    24   |
|          |       select_ln143_1_fu_2249       |    0    |    0    |    24   |
|          |      processed_sample_fu_2323      |    0    |    0    |    24   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln37_fu_713          |    0    |    0    |    24   |
|          |         add_ln27_21_fu_906         |    0    |    0    |    28   |
|          |         add_ln27_3_fu_1238         |    0    |    0    |    29   |
|          |         add_ln27_4_fu_1268         |    0    |    0    |    28   |
|          |         add_ln27_6_fu_1291         |    0    |    0    |    29   |
|          |         add_ln27_2_fu_1443         |    0    |    0    |    30   |
|          |         add_ln27_12_fu_1472        |    0    |    0    |    30   |
|          |         add_ln27_13_fu_1502        |    0    |    0    |    28   |
|          |         add_ln27_15_fu_1525        |    0    |    0    |    30   |
|          |         add_ln27_11_fu_1640        |    0    |    0    |    30   |
|          |          add_ln27_fu_1705          |    0    |    0    |    28   |
|          |         add_ln27_1_fu_1738         |    0    |    0    |    29   |
|          |         add_ln27_5_fu_1756         |    0    |    0    |    29   |
|    add   |         add_ln27_7_fu_1776         |    0    |    0    |    23   |
|          |             acc_fu_1782            |    0    |    0    |    24   |
|          |         add_ln27_9_fu_1821         |    0    |    0    |    28   |
|          |         add_ln27_10_fu_1854        |    0    |    0    |    30   |
|          |         add_ln27_14_fu_1872        |    0    |    0    |    30   |
|          |         add_ln27_18_fu_1885        |    0    |    0    |    29   |
|          |         add_ln27_22_fu_1907        |    0    |    0    |    29   |
|          |         add_ln27_16_fu_1927        |    0    |    0    |    23   |
|          |            acc_1_fu_1933           |    0    |    0    |    24   |
|          |         add_ln27_19_fu_2000        |    0    |    0    |    30   |
|          |         add_ln27_20_fu_2052        |    0    |    0    |    29   |
|          |         add_ln27_23_fu_2095        |    0    |    0    |    29   |
|          |         add_ln27_24_fu_2105        |    0    |    0    |    23   |
|          |            acc_2_fu_2111           |    0    |    0    |    24   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln29_fu_637          |    0    |    0    |    39   |
|          |          icmp_ln30_fu_665          |    0    |    0    |    39   |
|          |         icmp_ln27_13_fu_901        |    0    |    0    |    19   |
|          |         icmp_ln27_10_fu_925        |    0    |    0    |    19   |
|          |         icmp_ln142_2_fu_984        |    0    |    0    |    19   |
|          |         icmp_ln142_3_fu_990        |    0    |    0    |    19   |
|          |        icmp_ln142_4_fu_1020        |    0    |    0    |    19   |
|          |         icmp_ln142_fu_1026         |    0    |    0    |    70   |
|          |        icmp_ln142_1_fu_1031        |    0    |    0    |    18   |
|          |         icmp_ln27_3_fu_1203        |    0    |    0    |    19   |
|          |         icmp_ln27_4_fu_1263        |    0    |    0    |    19   |
|          |         icmp_ln27_8_fu_1335        |    0    |    0    |    19   |
|   icmp   |         icmp_ln27_2_fu_1437        |    0    |    0    |    19   |
|          |         icmp_ln27_9_fu_1497        |    0    |    0    |    19   |
|          |         icmp_ln27_1_fu_1549        |    0    |    0    |    19   |
|          |         icmp_ln27_7_fu_1634        |    0    |    0    |    19   |
|          |          icmp_ln27_fu_1699         |    0    |    0    |    19   |
|          |         icmp_ln27_6_fu_1762        |    0    |    0    |    19   |
|          |         icmp_ln27_5_fu_1815        |    0    |    0    |    19   |
|          |        icmp_ln27_11_fu_1994        |    0    |    0    |    19   |
|          |        icmp_ln27_12_fu_2046        |    0    |    0    |    19   |
|          |        icmp_ln143_2_fu_2185        |    0    |    0    |    16   |
|          |        icmp_ln143_3_fu_2191        |    0    |    0    |    16   |
|          |        icmp_ln143_4_fu_2221        |    0    |    0    |    16   |
|          |         icmp_ln143_fu_2227         |    0    |    0    |    38   |
|          |        icmp_ln143_1_fu_2232        |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|
|   dmul   |             grp_fu_611             |    11   |   342   |   218   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_590             |    2    |   306   |   231   |
|----------|------------------------------------|---------|---------|---------|
|          |         mul_ln27_10_fu_846         |    1    |    0    |    40   |
|          |          mul_ln27_8_fu_874         |    1    |    0    |    40   |
|          |         mul_ln27_2_fu_1183         |    1    |    0    |    40   |
|          |         mul_ln27_3_fu_1211         |    1    |    0    |    40   |
|          |         mul_ln27_6_fu_1315         |    1    |    0    |    40   |
|    mul   |         mul_ln27_7_fu_1343         |    1    |    0    |    40   |
|          |         mul_ln27_1_fu_1387         |    1    |    0    |    40   |
|          |         mul_ln27_5_fu_1584         |    1    |    0    |    40   |
|          |          mul_ln27_fu_1671          |    1    |    0    |    40   |
|          |         mul_ln27_4_fu_1788         |    1    |    0    |    40   |
|          |         mul_ln27_9_fu_2026         |    1    |    0    |    40   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_595             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|   lshr   |         lshr_ln142_fu_1004         |    0    |    0    |   159   |
|          |         lshr_ln143_fu_2201         |    0    |    0    |    67   |
|----------|------------------------------------|---------|---------|---------|
|          |           sub_ln30_fu_655          |    0    |    0    |    39   |
|          |          sub_ln142_fu_978          |    0    |    0    |    19   |
|          |         sub_ln142_1_fu_1014        |    0    |    0    |    19   |
|    sub   |         sub_ln142_2_fu_1123        |    0    |    0    |    31   |
|          |          sub_ln143_fu_2175         |    0    |    0    |    16   |
|          |         sub_ln143_1_fu_2215        |    0    |    0    |    16   |
|          |         sub_ln143_2_fu_2317        |    0    |    0    |    31   |
|----------|------------------------------------|---------|---------|---------|
|    shl   |          shl_ln142_fu_1049         |    0    |    0    |    67   |
|          |          shl_ln143_fu_2244         |    0    |    0    |    67   |
|----------|------------------------------------|---------|---------|---------|
|          |        delayed_sample_fu_745       |    0    |    0    |    65   |
| sparsemux|            tmp_3_fu_1100           |    0    |    0    |    13   |
|          |           tmp_25_fu_2295           |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |          xor_ln142_fu_1061         |    0    |    0    |    2    |
|    xor   |         xor_ln142_1_fu_1079        |    0    |    0    |    2    |
|          |          xor_ln143_fu_2256         |    0    |    0    |    2    |
|          |         xor_ln143_1_fu_2274        |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |          and_ln142_fu_1067         |    0    |    0    |    2    |
|    and   |         and_ln142_1_fu_1085        |    0    |    0    |    2    |
|          |          and_ln143_fu_2262         |    0    |    0    |    2    |
|          |         and_ln143_1_fu_2280        |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    or    |          or_ln142_fu_1073          |    0    |    0    |    2    |
|          |          or_ln143_fu_2268          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |      gain_low_read_read_fu_304     |    0    |    0    |    0    |
|          |  hard_clip_level_read_read_fu_310  |    0    |    0    |    0    |
|          |     enable_eq_read_read_fu_316     |    0    |    0    |    0    |
|          |    enable_echo_read_read_fu_322    |    0    |    0    |    0    |
|   read   | enable_distortion_read_read_fu_328 |    0    |    0    |    0    |
|          |        in_r_read_read_fu_334       |    0    |    0    |    0    |
|          |      gain_mid_read_read_fu_340     |    0    |    0    |    0    |
|          |     gain_high_read_read_fu_352     |    0    |    0    |    0    |
|          |       temp1_read_read_fu_358       |    0    |    0    |    0    |
|          |       temp2_read_read_fu_370       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          grp_write_fu_346          |    0    |    0    |    0    |
|   write  |          grp_write_fu_363          |    0    |    0    |    0    |
|          |          grp_write_fu_375          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  sitofp  |             grp_fu_600             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  sitodp  |             grp_fu_617             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        sample_in_data_fu_621       |    0    |    0    |    0    |
|          |          trunc_ln29_fu_643         |    0    |    0    |    0    |
|          |             x_2_fu_671             |    0    |    0    |    0    |
|          |          trunc_ln28_fu_679         |    0    |    0    |    0    |
|          |      input_sample_data_fu_821      |    0    |    0    |    0    |
|          |        trunc_ln27_13_fu_862        |    0    |    0    |    0    |
|          |        trunc_ln27_10_fu_890        |    0    |    0    |    0    |
|          |         trunc_ln142_fu_934         |    0    |    0    |    0    |
|          |        trunc_ln142_1_fu_958        |    0    |    0    |    0    |
|          |        trunc_ln142_2_fu_962        |    0    |    0    |    0    |
|          |        trunc_ln142_3_fu_1010       |    0    |    0    |    0    |
|          |      sext_ln142_2cast_fu_1045      |    0    |    0    |    0    |
|          |        trunc_ln27_3_fu_1199        |    0    |    0    |    0    |
|          |        trunc_ln27_4_fu_1227        |    0    |    0    |    0    |
|   trunc  |        trunc_ln27_8_fu_1331        |    0    |    0    |    0    |
|          |        trunc_ln27_9_fu_1359        |    0    |    0    |    0    |
|          |        trunc_ln27_1_fu_1403        |    0    |    0    |    0    |
|          |        trunc_ln27_2_fu_1425        |    0    |    0    |    0    |
|          |     input_sample_data_2_fu_1531    |    0    |    0    |    0    |
|          |        trunc_ln27_6_fu_1600        |    0    |    0    |    0    |
|          |        trunc_ln27_7_fu_1622        |    0    |    0    |    0    |
|          |         trunc_ln27_fu_1695         |    0    |    0    |    0    |
|          |        trunc_ln27_5_fu_1811        |    0    |    0    |    0    |
|          |        trunc_ln27_11_fu_1982       |    0    |    0    |    0    |
|          |        trunc_ln27_12_fu_2042       |    0    |    0    |    0    |
|          |         trunc_ln143_fu_2139        |    0    |    0    |    0    |
|          |        trunc_ln143_1_fu_2163       |    0    |    0    |    0    |
|          |       sext_ln143cast_fu_2197       |    0    |    0    |    0    |
|          |      sext_ln143_2cast_fu_2240      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        sample_in_last_fu_625       |    0    |    0    |    0    |
|          |      input_sample_last_fu_825      |    0    |    0    |    0    |
|          |            tmp_22_fu_894           |    0    |    0    |    0    |
|          |             tmp_fu_938             |    0    |    0    |    0    |
|          |            tmp_7_fu_1231           |    0    |    0    |    0    |
|          |            tmp_9_fu_1256           |    0    |    0    |    0    |
|          |            tmp_6_fu_1417           |    0    |    0    |    0    |
|          |           tmp_15_fu_1465           |    0    |    0    |    0    |
|          |           tmp_16_fu_1490           |    0    |    0    |    0    |
| bitselect|     input_sample_last_1_fu_1535    |    0    |    0    |    0    |
|          |           tmp_13_fu_1614           |    0    |    0    |    0    |
|          |            tmp_2_fu_1687           |    0    |    0    |    0    |
|          |            tmp_5_fu_1731           |    0    |    0    |    0    |
|          |           tmp_10_fu_1803           |    0    |    0    |    0    |
|          |           tmp_11_fu_1847           |    0    |    0    |    0    |
|          |           tmp_17_fu_1878           |    0    |    0    |    0    |
|          |           tmp_19_fu_1974           |    0    |    0    |    0    |
|          |           tmp_21_fu_2066           |    0    |    0    |    0    |
|          |           tmp_23_fu_2143           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln29_fu_633          |    0    |    0    |    0    |
|          |          sext_ln30_fu_661          |    0    |    0    |    0    |
|          |          sext_ln31_fu_816          |    0    |    0    |    0    |
|          |         sext_ln31_1_fu_833         |    0    |    0    |    0    |
|          |         sext_ln27_20_fu_842        |    0    |    0    |    0    |
|          |         sext_ln27_15_fu_870        |    0    |    0    |    0    |
|          |          sext_ln142_fu_996         |    0    |    0    |    0    |
|          |        sext_ln142_2_fu_1042        |    0    |    0    |    0    |
|          |         sext_ln27_4_fu_1179        |    0    |    0    |    0    |
|          |         sext_ln27_5_fu_1208        |    0    |    0    |    0    |
|          |         sext_ln27_6_fu_1287        |    0    |    0    |    0    |
|          |        sext_ln27_12_fu_1311        |    0    |    0    |    0    |
|          |        sext_ln27_13_fu_1340        |    0    |    0    |    0    |
|          |         sext_ln27_2_fu_1383        |    0    |    0    |    0    |
|          |        sext_ln27_14_fu_1521        |    0    |    0    |    0    |
|          |        sext_ln27_10_fu_1580        |    0    |    0    |    0    |
|          |          sext_ln27_fu_1668         |    0    |    0    |    0    |
|          |         sext_ln27_1_fu_1727        |    0    |    0    |    0    |
|   sext   |         sext_ln27_3_fu_1767        |    0    |    0    |    0    |
|          |         sext_ln27_7_fu_1770        |    0    |    0    |    0    |
|          |         sext_ln27_8_fu_1773        |    0    |    0    |    0    |
|          |         sext_ln27_9_fu_1843        |    0    |    0    |    0    |
|          |        sext_ln27_21_fu_1903        |    0    |    0    |    0    |
|          |          sext_ln65_fu_1913         |    0    |    0    |    0    |
|          |        sext_ln27_11_fu_1918        |    0    |    0    |    0    |
|          |        sext_ln27_16_fu_1921        |    0    |    0    |    0    |
|          |        sext_ln27_19_fu_1924        |    0    |    0    |    0    |
|          |        sext_ln27_18_fu_2022        |    0    |    0    |    0    |
|          |         sext_ln65_1_fu_2058        |    0    |    0    |    0    |
|          |        sext_ln27_17_fu_2063        |    0    |    0    |    0    |
|          |        sext_ln27_22_fu_2085        |    0    |    0    |    0    |
|          |        sext_ln27_23_fu_2089        |    0    |    0    |    0    |
|          |        sext_ln27_24_fu_2092        |    0    |    0    |    0    |
|          |        sext_ln27_25_fu_2101        |    0    |    0    |    0    |
|          |         sext_ln65_2_fu_2117        |    0    |    0    |    0    |
|          |         sext_ln143_fu_2181         |    0    |    0    |    0    |
|          |        sext_ln143_2_fu_2237        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           lshr_ln_fu_683           |    0    |    0    |    0    |
|          |         tmp_49_cast_fu_852         |    0    |    0    |    0    |
|          |         tmp_39_cast_fu_880         |    0    |    0    |    0    |
|          |            tmp_8_fu_946            |    0    |    0    |    0    |
|          |         tmp_19_cast_fu_1189        |    0    |    0    |    0    |
|          |         tmp_22_cast_fu_1217        |    0    |    0    |    0    |
|          |      tmp_36_cast_cast_fu_1321      |    0    |    0    |    0    |
|          |         tmp_36_cast_fu_1349        |    0    |    0    |    0    |
|partselect|         tmp_11_cast_fu_1393        |    0    |    0    |    0    |
|          |            tmp_s_fu_1407           |    0    |    0    |    0    |
|          |      tmp_29_cast_cast_fu_1590      |    0    |    0    |    0    |
|          |           tmp_12_fu_1604           |    0    |    0    |    0    |
|          |         tmp_5_cast_fu_1677         |    0    |    0    |    0    |
|          |         tmp_25_cast_fu_1793        |    0    |    0    |    0    |
|          |           tmp_18_fu_1964           |    0    |    0    |    0    |
|          |         tmp_46_cast_fu_2032        |    0    |    0    |    0    |
|          |           tmp_24_fu_2151           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln28_fu_693          |    0    |    0    |    0    |
|          |          zext_ln142_fu_954         |    0    |    0    |    0    |
|          |         zext_ln142_1_fu_974        |    0    |    0    |    0    |
|   zext   |        zext_ln142_2_fu_1000        |    0    |    0    |    0    |
|          |            p_086_fu_2130           |    0    |    0    |    0    |
|          |         zext_ln143_fu_2159         |    0    |    0    |    0    |
|          |          zext_ln70_fu_2339         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             p_1_fu_725             |    0    |    0    |    0    |
|          |             p_s_fu_737             |    0    |    0    |    0    |
|          |      zext_ln142_1_cast_fu_966      |    0    |    0    |    0    |
|          |          sel_tmp6_fu_1090          |    0    |    0    |    0    |
|          |             p_2_fu_1158            |    0    |    0    |    0    |
|bitconcatenate|            tmp_1_fu_1429           |    0    |    0    |    0    |
|          |           tmp_14_fu_1626           |    0    |    0    |    0    |
|          |           tmp_20_fu_1986           |    0    |    0    |    0    |
|          |            tmp_4_fu_2122           |    0    |    0    |    0    |
|          |      zext_ln143_1_cast_fu_2167     |    0    |    0    |    0    |
|          |           sel_tmp_fu_2285          |    0    |    0    |    0    |
|          |           tmp_26_fu_2330           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    27   |   2168  |   5124  |
|----------|------------------------------------|---------|---------|---------|

Memories:
+-------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------------------------------------------------+--------+--------+--------+--------+
|  echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer |    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20|    6   |    0   |    0   |    0   |
|echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21|    6   |    0   |    0   |    0   |
|  p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10 |    6   |    0   |    0   |    0   |
|  p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11 |    6   |    0   |    0   |    0   |
|  p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12 |    6   |    0   |    0   |    0   |
|  p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13 |    6   |    0   |    0   |    0   |
|  p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14 |    6   |    0   |    0   |    0   |
|  p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15 |    6   |    0   |    0   |    0   |
+-------------------------------------------------------------------+--------+--------+--------+--------+
|                               Total                               |   96   |    0   |    0   |    0   |
+-------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------------------------------------------------------------+--------+
|                                                                                      |   FF   |
+--------------------------------------------------------------------------------------+--------+
|                                    add_i_reg_2904                                    |   32   |
|                                 add_ln27_14_reg_2818                                 |   23   |
|                                 add_ln27_15_reg_2759                                 |   23   |
|                                 add_ln27_20_reg_2854                                 |   22   |
|                                 add_ln27_22_reg_2823                                 |   23   |
|                                  add_ln27_5_reg_2808                                 |   22   |
|                                  add_ln27_6_reg_2688                                 |   22   |
|                                   add_ln37_reg_2484                                  |   17   |
|                                  conv_i18_i_reg_2879                                 |   32   |
|                                  conv_i22_i_reg_2874                                 |   32   |
|                                  conv_i3_i_reg_2519                                  |   64   |
|                                  conv_i_i1_reg_2884                                  |   32   |
|                                   conv_i_i_reg_2529                                  |   64   |
|   echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_reg_2479  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_reg_2409  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_reg_2414  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_reg_2419  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_reg_2424  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_reg_2429  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_reg_2434  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_reg_2439  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_reg_2444  |   12   |
|   echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_reg_2449  |   12   |
|    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_reg_2404    |   12   |
|                            enable_distortion_read_reg_2357                           |    1   |
|                               enable_echo_read_reg_2353                              |    1   |
|                                enable_eq_read_reg_2349                               |    1   |
|eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_reg_2556|   24   |
|  eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_reg_2644 |   24   |
|  eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_reg_2693 |   24   |
|                                 gain_high_1_reg_2534                                 |   32   |
|                                gain_high_read_reg_2499                               |   32   |
|                                  gain_low_1_reg_2514                                 |   32   |
|                                gain_low_read_reg_2344                                |   32   |
|                                  gain_mid_1_reg_2524                                 |   32   |
|                                gain_mid_read_reg_2489                                |   32   |
|                                 icmp_ln142_2_reg_2614                                |    1   |
|                                 icmp_ln142_3_reg_2619                                |    1   |
|                                 icmp_ln142_4_reg_2634                                |    1   |
|                                 icmp_ln143_2_reg_2930                                |    1   |
|                                 icmp_ln143_4_reg_2945                                |    1   |
|                                 icmp_ln27_10_reg_2583                                |    1   |
|                                 icmp_ln27_12_reg_2849                                |    1   |
|                                 icmp_ln27_1_reg_2776                                 |    1   |
|                                 icmp_ln27_3_reg_2666                                 |    1   |
|                                 icmp_ln27_6_reg_2813                                 |    1   |
|                                 icmp_ln27_8_reg_2715                                 |    1   |
|                                  icmp_ln30_reg_2389                                  |    1   |
|                             input_sample_data_2_reg_2764                             |   24   |
|                             input_sample_last_1_reg_2770                             |    1   |
|                              input_sample_last_reg_2504                              |    1   |
|                                  mul_i19_i_reg_2894                                  |   32   |
|                                  mul_i23_i_reg_2889                                  |   32   |
|                                   mul_i_i1_reg_2899                                  |   32   |
|                                   mul_i_i_reg_2588                                   |   64   |
|                                 mul_ln27_10_reg_2539                                 |   34   |
|                                  mul_ln27_1_reg_2737                                 |   35   |
|                                  mul_ln27_2_reg_2649                                 |   35   |
|                                  mul_ln27_3_reg_2671                                 |   34   |
|                                  mul_ln27_5_reg_2781                                 |   36   |
|                                  mul_ln27_6_reg_2698                                 |   36   |
|                                  mul_ln27_7_reg_2720                                 |   34   |
|                                  mul_ln27_8_reg_2561                                 |   35   |
|                                  mul_ln27_9_reg_2838                                 |   35   |
|                                 output_value_reg_2639                                |   24   |
|                                    p_086_reg_2869                                    |   64   |
|    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_reg_2454    |   12   |
|    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_reg_2459    |   12   |
|    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_reg_2464    |   12   |
|    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_reg_2469    |   12   |
|    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_reg_2474    |   12   |
|                                sample_in_data_reg_2373                               |   24   |
|                                sample_in_last_reg_2378                               |    1   |
|                                 select_ln143_reg_2935                                |   24   |
|                                select_ln27_16_reg_2754                               |   23   |
|                                select_ln27_21_reg_2798                               |   23   |
|                                select_ln27_25_reg_2833                               |   23   |
|                                select_ln27_27_reg_2578                               |   21   |
|                                  sext_ln27_reg_2803                                  |   34   |
|                                 sext_ln31_1_reg_2509                                 |   32   |
|                                  sext_ln31_reg_2494                                  |   32   |
|                                 sext_ln65_1_reg_2859                                 |   32   |
|                                 sext_ln65_2_reg_2864                                 |   32   |
|                                  sext_ln65_reg_2828                                  |   32   |
|                                 sub_ln142_1_reg_2629                                 |   12   |
|                                 sub_ln143_1_reg_2940                                 |    9   |
|                                    temp1_reg_2361                                    |   25   |
|                                    temp2_reg_2367                                    |   25   |
|                                 tmp_11_cast_reg_2742                                 |   22   |
|                                 tmp_19_cast_reg_2654                                 |   22   |
|                                 tmp_22_cast_reg_2676                                 |   21   |
|                                    tmp_23_reg_2914                                   |    1   |
|                                    tmp_24_reg_2919                                   |    8   |
|                               tmp_29_cast_cast_reg_2786                              |   23   |
|                               tmp_36_cast_cast_reg_2703                              |   23   |
|                                 tmp_36_cast_reg_2725                                 |   21   |
|                                 tmp_39_cast_reg_2566                                 |   22   |
|                                 tmp_46_cast_reg_2843                                 |   22   |
|                                 tmp_49_cast_reg_2544                                 |   21   |
|                                    tmp_8_reg_2603                                    |   11   |
|                                     tmp_reg_2598                                     |    1   |
|                                trunc_ln142_2_reg_2608                                |   24   |
|                                trunc_ln142_3_reg_2624                                |   24   |
|                                 trunc_ln142_reg_2593                                 |   63   |
|                                 trunc_ln143_reg_2909                                 |   31   |
|                                trunc_ln27_10_reg_2573                                |   12   |
|                                trunc_ln27_13_reg_2551                                |   12   |
|                                 trunc_ln27_1_reg_2749                                |   12   |
|                                 trunc_ln27_3_reg_2661                                |   12   |
|                                 trunc_ln27_4_reg_2683                                |   12   |
|                                 trunc_ln27_6_reg_2793                                |   12   |
|                                 trunc_ln27_8_reg_2710                                |   12   |
|                                 trunc_ln27_9_reg_2732                                |   12   |
|                                  trunc_ln28_reg_2399                                 |    4   |
|                                     x_1_reg_2384                                     |   24   |
|                                     x_2_reg_2394                                     |   24   |
|                              zext_ln143_1_cast_reg_2924                              |   24   |
|                                  zext_ln70_reg_2950                                  |   64   |
+--------------------------------------------------------------------------------------+--------+
|                                         Total                                        |  2467  |
+--------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_346 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
|  grp_write_fu_363 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
|  grp_write_fu_375 |  p2  |   4  |  33  |   132  ||    0    ||    17   |
| grp_access_fu_494 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_500 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_506 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_512 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_518 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_524 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_530 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_536 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_542 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_548 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_554 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_560 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_566 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_572 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_578 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_584 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|     grp_fu_590    |  p0  |   3  |  32  |   96   ||    0    ||    13   |
|     grp_fu_590    |  p1  |   3  |  32  |   96   ||    0    ||    13   |
|     grp_fu_595    |  p0  |   4  |  32  |   128  ||    0    ||    17   |
|     grp_fu_595    |  p1  |   3  |  32  |   96   ||    0    ||    13   |
|     grp_fu_600    |  p0  |  12  |  32  |   384  ||    0    ||    49   |
|     grp_fu_607    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_611    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_617    |  p0  |   4  |  24  |   96   ||    0    ||    17   |
|     grp_fu_719    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1802  || 45.6961 ||    0    ||   328   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   27   |    -   |  2168  |  5124  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   45   |    0   |   328  |    -   |
|  Register |    -   |    -   |    -   |  2467  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |   27   |   45   |  4635  |  5452  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
