// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_0_address0,
        conv_out_0_ce0,
        conv_out_0_we0,
        conv_out_0_d0,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_we0,
        conv_out_1_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state47 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [10:0] conv_out_0_address0;
output   conv_out_0_ce0;
output   conv_out_0_we0;
output  [31:0] conv_out_0_d0;
output  [10:0] conv_out_1_address0;
output   conv_out_1_ce0;
output   conv_out_1_we0;
output  [31:0] conv_out_1_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_r_address0;
reg input_r_ce0;
reg[9:0] input_r_address1;
reg input_r_ce1;
reg[10:0] conv_out_0_address0;
reg conv_out_0_ce0;
reg conv_out_0_we0;
reg[31:0] conv_out_0_d0;
reg[10:0] conv_out_1_address0;
reg conv_out_1_ce0;
reg conv_out_1_we0;
reg[31:0] conv_out_1_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] conv_1_weights_address0;
reg    conv_1_weights_ce0;
wire   [31:0] conv_1_weights_q0;
reg   [5:0] conv_1_weights_address1;
reg    conv_1_weights_ce1;
wire   [31:0] conv_1_weights_q1;
reg   [5:0] conv_1_weights_address2;
reg    conv_1_weights_ce2;
wire   [31:0] conv_1_weights_q2;
reg   [5:0] conv_1_weights_address3;
reg    conv_1_weights_ce3;
wire   [31:0] conv_1_weights_q3;
reg   [2:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
reg   [10:0] indvar_flatten30_reg_421;
reg   [4:0] r_0_reg_432;
reg   [6:0] indvar_flatten_reg_443;
reg   [4:0] c_0_reg_454;
reg   [2:0] f_0_0_reg_465;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1316;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_486_p2;
reg   [31:0] reg_558;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter7_reg;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter8_reg;
wire   [0:0] icmp_ln8_fu_582_p2;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter4_reg;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_1316_pp0_iter6_reg;
wire   [10:0] add_ln8_fu_588_p2;
reg   [10:0] add_ln8_reg_1320;
wire   [0:0] icmp_ln11_fu_594_p2;
reg   [0:0] icmp_ln11_reg_1325;
wire   [4:0] select_ln30_1_fu_608_p3;
reg   [4:0] select_ln30_1_reg_1330;
wire   [10:0] sub_ln23_fu_640_p2;
reg   [10:0] sub_ln23_reg_1335;
wire   [4:0] select_ln30_2_fu_652_p3;
reg   [4:0] select_ln30_2_reg_1340;
wire   [4:0] add_ln30_fu_668_p2;
reg   [4:0] add_ln30_reg_1346;
wire   [0:0] trunc_ln30_fu_674_p1;
reg   [0:0] trunc_ln30_reg_1352;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter1_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter2_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter3_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter4_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter5_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter6_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter7_reg;
reg   [0:0] trunc_ln30_reg_1352_pp0_iter8_reg;
reg   [3:0] tmp_31_reg_1356;
reg   [3:0] tmp_31_reg_1356_pp0_iter1_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter2_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter3_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter4_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter5_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter6_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter7_reg;
reg   [3:0] tmp_31_reg_1356_pp0_iter8_reg;
wire   [2:0] select_ln30_6_fu_734_p3;
reg   [2:0] select_ln30_6_reg_1361;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter1_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter2_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter3_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter4_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter5_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter6_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter7_reg;
reg   [2:0] select_ln30_6_reg_1361_pp0_iter8_reg;
wire   [4:0] select_ln30_7_fu_742_p3;
reg   [4:0] select_ln30_7_reg_1371;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter1_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter2_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter3_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter4_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter5_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter6_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter7_reg;
reg   [4:0] select_ln30_7_reg_1371_pp0_iter8_reg;
wire   [10:0] zext_ln30_2_fu_750_p1;
reg   [10:0] zext_ln30_2_reg_1377;
wire   [10:0] zext_ln30_4_fu_779_p1;
reg   [10:0] zext_ln30_4_reg_1388;
wire   [4:0] select_ln30_9_fu_800_p3;
reg   [4:0] select_ln30_9_reg_1399;
wire   [63:0] zext_ln23_fu_808_p1;
reg   [63:0] zext_ln23_reg_1404;
reg   [63:0] zext_ln23_reg_1404_pp0_iter1_reg;
reg   [63:0] zext_ln23_reg_1404_pp0_iter2_reg;
reg   [63:0] zext_ln23_reg_1404_pp0_iter3_reg;
reg   [63:0] zext_ln23_reg_1404_pp0_iter4_reg;
reg   [63:0] zext_ln23_reg_1404_pp0_iter5_reg;
reg   [63:0] zext_ln23_reg_1404_pp0_iter6_reg;
wire   [2:0] or_ln14_fu_828_p2;
reg   [2:0] or_ln14_reg_1419;
reg   [2:0] or_ln14_reg_1419_pp0_iter1_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter2_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter3_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter4_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter5_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter6_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter7_reg;
reg   [2:0] or_ln14_reg_1419_pp0_iter8_reg;
wire   [63:0] zext_ln23_5_fu_834_p1;
reg   [63:0] zext_ln23_5_reg_1428;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter1_reg;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter2_reg;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter3_reg;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter4_reg;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter5_reg;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter6_reg;
reg   [63:0] zext_ln23_5_reg_1428_pp0_iter7_reg;
wire   [6:0] add_ln11_fu_854_p2;
reg   [6:0] add_ln11_reg_1443;
wire   [10:0] sub_ln23_1_fu_882_p2;
reg   [10:0] sub_ln23_1_reg_1448;
wire   [10:0] zext_ln30_5_fu_898_p1;
reg   [10:0] zext_ln30_5_reg_1459;
wire   [10:0] add_ln23_6_fu_989_p2;
reg   [10:0] add_ln23_6_reg_1490;
wire   [10:0] add_ln23_10_fu_1003_p2;
reg   [10:0] add_ln23_10_reg_1500;
wire   [10:0] add_ln23_14_fu_1017_p2;
reg   [10:0] add_ln23_14_reg_1510;
wire   [5:0] zext_ln23_16_fu_1022_p1;
reg   [5:0] zext_ln23_16_reg_1515;
wire   [31:0] grp_fu_494_p2;
reg   [31:0] tmp_2_reg_1531;
wire   [31:0] grp_fu_500_p2;
reg   [31:0] tmp_0_0_1_reg_1536;
wire   [5:0] zext_ln23_26_fu_1044_p1;
reg   [5:0] zext_ln23_26_reg_1541;
wire   [31:0] grp_fu_506_p2;
reg   [31:0] tmp_1_reg_1557;
wire   [31:0] grp_fu_512_p2;
reg   [31:0] tmp_1_0_1_reg_1562;
reg   [31:0] tmp_0_0_2_reg_1587;
reg   [31:0] tmp_0_0_2_reg_1587_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1592;
reg   [31:0] tmp_0_1_reg_1592_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1592_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_reg_1607;
reg   [31:0] tmp_1_0_2_reg_1607_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1612;
reg   [31:0] tmp_1_1_reg_1612_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1612_pp0_iter2_reg;
reg   [31:0] tmp_0_1_1_reg_1627;
reg   [31:0] tmp_0_1_1_reg_1627_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_1627_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1632;
reg   [31:0] tmp_0_1_2_reg_1632_pp0_iter1_reg;
reg   [31:0] tmp_0_1_2_reg_1632_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1632_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_reg_1642;
reg   [31:0] tmp_1_1_1_reg_1642_pp0_iter1_reg;
reg   [31:0] tmp_1_1_1_reg_1642_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1647;
reg   [31:0] tmp_1_1_2_reg_1647_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_1647_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1647_pp0_iter3_reg;
wire   [2:0] add_ln14_fu_1134_p2;
reg   [2:0] add_ln14_reg_1652;
wire   [6:0] select_ln11_fu_1139_p3;
reg   [6:0] select_ln11_reg_1657;
reg   [31:0] tmp_0_2_reg_1662;
reg   [31:0] tmp_0_2_reg_1662_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_1662_pp0_iter3_reg;
reg   [31:0] tmp_0_2_reg_1662_pp0_iter4_reg;
reg   [31:0] tmp_0_2_reg_1662_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_1667;
reg   [31:0] tmp_0_2_1_reg_1667_pp0_iter2_reg;
reg   [31:0] tmp_0_2_1_reg_1667_pp0_iter3_reg;
reg   [31:0] tmp_0_2_1_reg_1667_pp0_iter4_reg;
reg   [31:0] tmp_0_2_1_reg_1667_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_1667_pp0_iter6_reg;
reg   [31:0] tmp_1_2_reg_1672;
reg   [31:0] tmp_1_2_reg_1672_pp0_iter2_reg;
reg   [31:0] tmp_1_2_reg_1672_pp0_iter3_reg;
reg   [31:0] tmp_1_2_reg_1672_pp0_iter4_reg;
reg   [31:0] tmp_1_2_reg_1672_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_1677;
reg   [31:0] tmp_1_2_1_reg_1677_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_reg_1677_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_reg_1677_pp0_iter4_reg;
reg   [31:0] tmp_1_2_1_reg_1677_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_1677_pp0_iter6_reg;
wire   [31:0] grp_fu_476_p2;
reg   [31:0] w_sum_4_reg_1682;
reg   [31:0] tmp_0_2_2_reg_1687;
reg   [31:0] tmp_0_2_2_reg_1687_pp0_iter2_reg;
reg   [31:0] tmp_0_2_2_reg_1687_pp0_iter3_reg;
reg   [31:0] tmp_0_2_2_reg_1687_pp0_iter4_reg;
reg   [31:0] tmp_0_2_2_reg_1687_pp0_iter5_reg;
reg   [31:0] tmp_0_2_2_reg_1687_pp0_iter6_reg;
wire   [31:0] grp_fu_481_p2;
reg   [31:0] w_sum_4_1_reg_1692;
reg   [31:0] tmp_1_2_2_reg_1697;
reg   [31:0] tmp_1_2_2_reg_1697_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_1697_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_1697_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_reg_1697_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_reg_1697_pp0_iter6_reg;
reg   [31:0] w_sum_4_0_0_1_reg_1702;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] w_sum_4_1_0_1_reg_1707;
reg   [31:0] w_sum_4_0_0_2_reg_1712;
reg   [31:0] w_sum_4_1_0_2_reg_1717;
reg   [31:0] w_sum_4_0_1_reg_1722;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] w_sum_4_1_1_reg_1727;
reg   [31:0] w_sum_4_0_1_1_reg_1732;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] w_sum_4_1_1_1_reg_1737;
reg   [31:0] w_sum_4_0_1_2_reg_1742;
reg    ap_enable_reg_pp0_iter5;
wire   [31:0] grp_fu_490_p2;
reg   [31:0] w_sum_4_1_1_2_reg_1747;
reg   [31:0] w_sum_4_0_2_reg_1752;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] w_sum_4_1_2_reg_1757;
reg   [31:0] w_sum_4_0_2_1_reg_1762;
reg   [31:0] w_sum_4_1_2_1_reg_1767;
reg   [31:0] conv_1_bias_load_reg_1777;
reg   [31:0] conv_1_bias_load_1_reg_1787;
reg   [31:0] w_sum_4_1_2_2_reg_1792;
reg   [31:0] w_sum_1_reg_1797;
wire   [11:0] add_ln30_3_fu_1245_p2;
reg   [11:0] add_ln30_3_reg_1804;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg   [10:0] ap_phi_mux_indvar_flatten30_phi_fu_425_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_436_p4;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_447_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_458_p4;
reg   [2:0] ap_phi_mux_f_0_0_phi_fu_469_p4;
wire   [63:0] zext_ln23_8_fu_760_p1;
wire   [63:0] zext_ln23_10_fu_789_p1;
wire   [63:0] zext_ln23_19_fu_823_p1;
wire   [63:0] zext_ln23_29_fu_849_p1;
wire   [63:0] zext_ln23_9_fu_893_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_12_fu_906_p1;
wire   [63:0] zext_ln23_20_fu_920_p1;
wire   [63:0] zext_ln23_21_fu_931_p1;
wire   [63:0] zext_ln23_30_fu_945_p1;
wire   [63:0] zext_ln23_31_fu_956_p1;
wire   [63:0] zext_ln23_11_fu_998_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_13_fu_1012_p1;
wire   [63:0] tmp_39_fu_1025_p3;
wire   [63:0] zext_ln23_22_fu_1039_p1;
wire   [63:0] tmp_41_fu_1047_p3;
wire   [63:0] zext_ln23_32_fu_1061_p1;
wire  signed [63:0] sext_ln23_fu_1066_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln23_1_fu_1070_p1;
wire   [63:0] zext_ln23_23_fu_1079_p1;
wire   [63:0] zext_ln23_24_fu_1089_p1;
wire   [63:0] zext_ln23_33_fu_1099_p1;
wire   [63:0] zext_ln23_34_fu_1109_p1;
wire   [63:0] zext_ln23_14_fu_1114_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_40_fu_1118_p3;
wire   [63:0] tmp_42_fu_1126_p3;
wire   [63:0] zext_ln30_6_fu_1184_p1;
wire   [63:0] zext_ln30_7_fu_1251_p1;
wire   [31:0] select_ln29_fu_1232_p3;
wire   [31:0] select_ln29_1_fu_1297_p3;
reg   [31:0] grp_fu_476_p0;
reg   [31:0] grp_fu_476_p1;
reg   [31:0] grp_fu_481_p0;
reg   [31:0] grp_fu_481_p1;
reg   [31:0] grp_fu_486_p0;
reg   [31:0] grp_fu_486_p1;
reg   [31:0] grp_fu_490_p0;
reg   [31:0] grp_fu_490_p1;
reg   [31:0] grp_fu_500_p1;
reg   [31:0] grp_fu_519_p0;
wire   [4:0] r_fu_564_p2;
wire   [9:0] tmp_fu_616_p3;
wire   [6:0] tmp_28_fu_628_p3;
wire   [10:0] zext_ln23_1_fu_624_p1;
wire   [10:0] zext_ln23_2_fu_636_p1;
wire   [4:0] add_ln23_fu_646_p2;
wire   [4:0] select_ln30_3_fu_660_p3;
wire   [4:0] c_fu_570_p2;
wire   [4:0] add_ln23_1_fu_576_p2;
wire   [0:0] icmp_ln14_fu_710_p2;
wire   [0:0] xor_ln30_fu_704_p2;
wire   [4:0] select_ln30_fu_600_p3;
wire   [0:0] and_ln30_fu_716_p2;
wire   [0:0] or_ln30_fu_728_p2;
wire   [4:0] add_ln23_3_fu_722_p2;
wire   [10:0] add_ln23_4_fu_754_p2;
wire   [4:0] add_ln23_7_fu_765_p2;
wire   [4:0] select_ln30_4_fu_688_p3;
wire   [4:0] select_ln30_8_fu_771_p3;
wire   [10:0] add_ln23_8_fu_783_p2;
wire   [4:0] add_ln23_11_fu_794_p2;
wire   [4:0] select_ln30_5_fu_696_p3;
wire   [3:0] zext_ln23_18_fu_813_p1;
wire   [3:0] add_ln23_15_fu_817_p2;
wire   [3:0] zext_ln23_28_fu_839_p1;
wire   [3:0] add_ln23_21_fu_843_p2;
wire   [9:0] tmp_29_fu_860_p3;
wire   [6:0] tmp_30_fu_871_p3;
wire   [10:0] zext_ln23_3_fu_867_p1;
wire   [10:0] zext_ln23_4_fu_878_p1;
wire   [10:0] add_ln23_5_fu_888_p2;
wire   [10:0] add_ln23_12_fu_901_p2;
wire   [4:0] zext_ln23_17_fu_911_p1;
wire   [4:0] add_ln23_16_fu_914_p2;
wire   [4:0] add_ln23_17_fu_925_p2;
wire   [4:0] zext_ln23_27_fu_936_p1;
wire   [4:0] add_ln23_22_fu_939_p2;
wire   [4:0] add_ln23_23_fu_950_p2;
wire   [9:0] tmp_37_fu_961_p3;
wire   [6:0] tmp_38_fu_972_p3;
wire   [10:0] zext_ln23_6_fu_968_p1;
wire   [10:0] zext_ln23_7_fu_979_p1;
wire   [10:0] sub_ln23_2_fu_983_p2;
wire   [10:0] add_ln23_9_fu_994_p2;
wire   [10:0] add_ln23_13_fu_1008_p2;
wire   [5:0] add_ln23_18_fu_1033_p2;
wire   [5:0] add_ln23_24_fu_1055_p2;
wire   [5:0] add_ln23_19_fu_1074_p2;
wire   [5:0] add_ln23_20_fu_1084_p2;
wire   [5:0] add_ln23_25_fu_1094_p2;
wire   [5:0] add_ln23_26_fu_1104_p2;
wire   [8:0] grp_fu_1306_p3;
wire   [9:0] tmp_32_fu_1158_p3;
wire   [11:0] p_shl_cast_fu_1151_p3;
wire   [11:0] zext_ln30_3_fu_1165_p1;
wire   [11:0] sub_ln30_fu_1169_p2;
wire   [11:0] zext_ln23_15_fu_1175_p1;
wire   [11:0] add_ln30_2_fu_1178_p2;
wire   [31:0] bitcast_ln29_fu_1190_p1;
wire   [7:0] tmp_s_fu_1194_p4;
wire   [22:0] trunc_ln29_fu_1204_p1;
wire   [0:0] icmp_ln29_27_fu_1214_p2;
wire   [0:0] icmp_ln29_fu_1208_p2;
wire   [0:0] or_ln29_fu_1220_p2;
wire   [0:0] grp_fu_519_p2;
wire   [0:0] and_ln29_fu_1226_p2;
wire   [11:0] zext_ln23_25_fu_1242_p1;
wire   [31:0] bitcast_ln29_13_fu_1256_p1;
wire   [7:0] tmp_26_fu_1259_p4;
wire   [22:0] trunc_ln29_13_fu_1269_p1;
wire   [0:0] icmp_ln29_29_fu_1279_p2;
wire   [0:0] icmp_ln29_28_fu_1273_p2;
wire   [0:0] or_ln29_13_fu_1285_p2;
wire   [0:0] and_ln29_13_fu_1291_p2;
wire   [5:0] grp_fu_1306_p0;
wire   [3:0] grp_fu_1306_p1;
wire   [4:0] grp_fu_1306_p2;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_CS_fsm_state47;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] grp_fu_1306_p10;
wire   [8:0] grp_fu_1306_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_1_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_address0),
    .ce0(conv_1_weights_ce0),
    .q0(conv_1_weights_q0),
    .address1(conv_1_weights_address1),
    .ce1(conv_1_weights_ce1),
    .q1(conv_1_weights_q1),
    .address2(conv_1_weights_address2),
    .ce2(conv_1_weights_ce2),
    .q2(conv_1_weights_q2),
    .address3(conv_1_weights_address3),
    .ce3(conv_1_weights_ce3),
    .q3(conv_1_weights_q3)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_476_p0),
    .din1(grp_fu_476_p1),
    .ce(1'b1),
    .dout(grp_fu_476_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_481_p0),
    .din1(grp_fu_481_p1),
    .ce(1'b1),
    .dout(grp_fu_481_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_486_p0),
    .din1(grp_fu_486_p1),
    .ce(1'b1),
    .dout(grp_fu_486_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .ce(1'b1),
    .dout(grp_fu_490_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q0),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_494_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q1),
    .din1(grp_fu_500_p1),
    .ce(1'b1),
    .dout(grp_fu_500_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q2),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_506_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q3),
    .din1(input_r_q1),
    .ce(1'b1),
    .dout(grp_fu_512_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_519_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_519_p2)
);

cnn_mac_muladd_6nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
cnn_mac_muladd_6nfYi_U10(
    .din0(grp_fu_1306_p0),
    .din1(grp_fu_1306_p1),
    .din2(grp_fu_1306_p2),
    .dout(grp_fu_1306_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        c_0_reg_454 <= select_ln30_7_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_454 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        f_0_0_reg_465 <= add_ln14_reg_1652;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_0_reg_465 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        indvar_flatten30_reg_421 <= add_ln8_reg_1320;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten30_reg_421 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        indvar_flatten_reg_443 <= select_ln11_reg_1657;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_443 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        r_0_reg_432 <= select_ln30_1_reg_1330;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_432 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_582_p2 == 1'd0))) begin
        add_ln11_reg_1443 <= add_ln11_fu_854_p2;
        add_ln30_reg_1346 <= add_ln30_fu_668_p2;
        icmp_ln11_reg_1325 <= icmp_ln11_fu_594_p2;
        or_ln14_reg_1419[2 : 1] <= or_ln14_fu_828_p2[2 : 1];
        select_ln30_2_reg_1340 <= select_ln30_2_fu_652_p3;
        select_ln30_6_reg_1361 <= select_ln30_6_fu_734_p3;
        select_ln30_9_reg_1399 <= select_ln30_9_fu_800_p3;
        sub_ln23_reg_1335[10 : 2] <= sub_ln23_fu_640_p2[10 : 2];
        tmp_31_reg_1356 <= {{select_ln30_1_fu_608_p3[4:1]}};
        trunc_ln30_reg_1352 <= trunc_ln30_fu_674_p1;
        zext_ln23_5_reg_1428[2 : 1] <= zext_ln23_5_fu_834_p1[2 : 1];
        zext_ln23_reg_1404[2 : 0] <= zext_ln23_fu_808_p1[2 : 0];
        zext_ln30_2_reg_1377[4 : 0] <= zext_ln30_2_fu_750_p1[4 : 0];
        zext_ln30_4_reg_1388[4 : 0] <= zext_ln30_4_fu_779_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        add_ln14_reg_1652 <= add_ln14_fu_1134_p2;
        select_ln11_reg_1657 <= select_ln11_fu_1139_p3;
        tmp_0_1_1_reg_1627 <= grp_fu_494_p2;
        tmp_0_1_2_reg_1632 <= grp_fu_500_p2;
        tmp_1_1_1_reg_1642 <= grp_fu_506_p2;
        tmp_1_1_2_reg_1647 <= grp_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        add_ln23_10_reg_1500 <= add_ln23_10_fu_1003_p2;
        add_ln23_14_reg_1510 <= add_ln23_14_fu_1017_p2;
        add_ln23_6_reg_1490 <= add_ln23_6_fu_989_p2;
        zext_ln23_16_reg_1515[2 : 0] <= zext_ln23_16_fu_1022_p1[2 : 0];
        zext_ln23_26_reg_1541[2 : 1] <= zext_ln23_26_fu_1044_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln30_3_reg_1804[11 : 1] <= add_ln30_3_fu_1245_p2[11 : 1];
        tmp_0_0_2_reg_1587_pp0_iter1_reg <= tmp_0_0_2_reg_1587;
        tmp_0_1_reg_1592_pp0_iter1_reg <= tmp_0_1_reg_1592;
        tmp_0_1_reg_1592_pp0_iter2_reg <= tmp_0_1_reg_1592_pp0_iter1_reg;
        tmp_1_0_2_reg_1607_pp0_iter1_reg <= tmp_1_0_2_reg_1607;
        tmp_1_1_reg_1612_pp0_iter1_reg <= tmp_1_1_reg_1612;
        tmp_1_1_reg_1612_pp0_iter2_reg <= tmp_1_1_reg_1612_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_1320 <= add_ln8_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        conv_1_bias_load_1_reg_1787 <= conv_1_bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln8_reg_1316_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_1_bias_load_reg_1777 <= conv_1_bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln8_reg_1316 <= icmp_ln8_fu_582_p2;
        icmp_ln8_reg_1316_pp0_iter1_reg <= icmp_ln8_reg_1316;
        icmp_ln8_reg_1316_pp0_iter2_reg <= icmp_ln8_reg_1316_pp0_iter1_reg;
        icmp_ln8_reg_1316_pp0_iter3_reg <= icmp_ln8_reg_1316_pp0_iter2_reg;
        icmp_ln8_reg_1316_pp0_iter4_reg <= icmp_ln8_reg_1316_pp0_iter3_reg;
        icmp_ln8_reg_1316_pp0_iter5_reg <= icmp_ln8_reg_1316_pp0_iter4_reg;
        icmp_ln8_reg_1316_pp0_iter6_reg <= icmp_ln8_reg_1316_pp0_iter5_reg;
        icmp_ln8_reg_1316_pp0_iter7_reg <= icmp_ln8_reg_1316_pp0_iter6_reg;
        icmp_ln8_reg_1316_pp0_iter8_reg <= icmp_ln8_reg_1316_pp0_iter7_reg;
        or_ln14_reg_1419_pp0_iter1_reg[2 : 1] <= or_ln14_reg_1419[2 : 1];
        or_ln14_reg_1419_pp0_iter2_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter1_reg[2 : 1];
        or_ln14_reg_1419_pp0_iter3_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter2_reg[2 : 1];
        or_ln14_reg_1419_pp0_iter4_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter3_reg[2 : 1];
        or_ln14_reg_1419_pp0_iter5_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter4_reg[2 : 1];
        or_ln14_reg_1419_pp0_iter6_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter5_reg[2 : 1];
        or_ln14_reg_1419_pp0_iter7_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter6_reg[2 : 1];
        or_ln14_reg_1419_pp0_iter8_reg[2 : 1] <= or_ln14_reg_1419_pp0_iter7_reg[2 : 1];
        select_ln30_6_reg_1361_pp0_iter1_reg <= select_ln30_6_reg_1361;
        select_ln30_6_reg_1361_pp0_iter2_reg <= select_ln30_6_reg_1361_pp0_iter1_reg;
        select_ln30_6_reg_1361_pp0_iter3_reg <= select_ln30_6_reg_1361_pp0_iter2_reg;
        select_ln30_6_reg_1361_pp0_iter4_reg <= select_ln30_6_reg_1361_pp0_iter3_reg;
        select_ln30_6_reg_1361_pp0_iter5_reg <= select_ln30_6_reg_1361_pp0_iter4_reg;
        select_ln30_6_reg_1361_pp0_iter6_reg <= select_ln30_6_reg_1361_pp0_iter5_reg;
        select_ln30_6_reg_1361_pp0_iter7_reg <= select_ln30_6_reg_1361_pp0_iter6_reg;
        select_ln30_6_reg_1361_pp0_iter8_reg <= select_ln30_6_reg_1361_pp0_iter7_reg;
        select_ln30_7_reg_1371_pp0_iter1_reg <= select_ln30_7_reg_1371;
        select_ln30_7_reg_1371_pp0_iter2_reg <= select_ln30_7_reg_1371_pp0_iter1_reg;
        select_ln30_7_reg_1371_pp0_iter3_reg <= select_ln30_7_reg_1371_pp0_iter2_reg;
        select_ln30_7_reg_1371_pp0_iter4_reg <= select_ln30_7_reg_1371_pp0_iter3_reg;
        select_ln30_7_reg_1371_pp0_iter5_reg <= select_ln30_7_reg_1371_pp0_iter4_reg;
        select_ln30_7_reg_1371_pp0_iter6_reg <= select_ln30_7_reg_1371_pp0_iter5_reg;
        select_ln30_7_reg_1371_pp0_iter7_reg <= select_ln30_7_reg_1371_pp0_iter6_reg;
        select_ln30_7_reg_1371_pp0_iter8_reg <= select_ln30_7_reg_1371_pp0_iter7_reg;
        tmp_0_2_1_reg_1667_pp0_iter2_reg <= tmp_0_2_1_reg_1667;
        tmp_0_2_1_reg_1667_pp0_iter3_reg <= tmp_0_2_1_reg_1667_pp0_iter2_reg;
        tmp_0_2_1_reg_1667_pp0_iter4_reg <= tmp_0_2_1_reg_1667_pp0_iter3_reg;
        tmp_0_2_1_reg_1667_pp0_iter5_reg <= tmp_0_2_1_reg_1667_pp0_iter4_reg;
        tmp_0_2_1_reg_1667_pp0_iter6_reg <= tmp_0_2_1_reg_1667_pp0_iter5_reg;
        tmp_0_2_reg_1662_pp0_iter2_reg <= tmp_0_2_reg_1662;
        tmp_0_2_reg_1662_pp0_iter3_reg <= tmp_0_2_reg_1662_pp0_iter2_reg;
        tmp_0_2_reg_1662_pp0_iter4_reg <= tmp_0_2_reg_1662_pp0_iter3_reg;
        tmp_0_2_reg_1662_pp0_iter5_reg <= tmp_0_2_reg_1662_pp0_iter4_reg;
        tmp_1_2_1_reg_1677_pp0_iter2_reg <= tmp_1_2_1_reg_1677;
        tmp_1_2_1_reg_1677_pp0_iter3_reg <= tmp_1_2_1_reg_1677_pp0_iter2_reg;
        tmp_1_2_1_reg_1677_pp0_iter4_reg <= tmp_1_2_1_reg_1677_pp0_iter3_reg;
        tmp_1_2_1_reg_1677_pp0_iter5_reg <= tmp_1_2_1_reg_1677_pp0_iter4_reg;
        tmp_1_2_1_reg_1677_pp0_iter6_reg <= tmp_1_2_1_reg_1677_pp0_iter5_reg;
        tmp_1_2_reg_1672_pp0_iter2_reg <= tmp_1_2_reg_1672;
        tmp_1_2_reg_1672_pp0_iter3_reg <= tmp_1_2_reg_1672_pp0_iter2_reg;
        tmp_1_2_reg_1672_pp0_iter4_reg <= tmp_1_2_reg_1672_pp0_iter3_reg;
        tmp_1_2_reg_1672_pp0_iter5_reg <= tmp_1_2_reg_1672_pp0_iter4_reg;
        tmp_31_reg_1356_pp0_iter1_reg <= tmp_31_reg_1356;
        tmp_31_reg_1356_pp0_iter2_reg <= tmp_31_reg_1356_pp0_iter1_reg;
        tmp_31_reg_1356_pp0_iter3_reg <= tmp_31_reg_1356_pp0_iter2_reg;
        tmp_31_reg_1356_pp0_iter4_reg <= tmp_31_reg_1356_pp0_iter3_reg;
        tmp_31_reg_1356_pp0_iter5_reg <= tmp_31_reg_1356_pp0_iter4_reg;
        tmp_31_reg_1356_pp0_iter6_reg <= tmp_31_reg_1356_pp0_iter5_reg;
        tmp_31_reg_1356_pp0_iter7_reg <= tmp_31_reg_1356_pp0_iter6_reg;
        tmp_31_reg_1356_pp0_iter8_reg <= tmp_31_reg_1356_pp0_iter7_reg;
        trunc_ln30_reg_1352_pp0_iter1_reg <= trunc_ln30_reg_1352;
        trunc_ln30_reg_1352_pp0_iter2_reg <= trunc_ln30_reg_1352_pp0_iter1_reg;
        trunc_ln30_reg_1352_pp0_iter3_reg <= trunc_ln30_reg_1352_pp0_iter2_reg;
        trunc_ln30_reg_1352_pp0_iter4_reg <= trunc_ln30_reg_1352_pp0_iter3_reg;
        trunc_ln30_reg_1352_pp0_iter5_reg <= trunc_ln30_reg_1352_pp0_iter4_reg;
        trunc_ln30_reg_1352_pp0_iter6_reg <= trunc_ln30_reg_1352_pp0_iter5_reg;
        trunc_ln30_reg_1352_pp0_iter7_reg <= trunc_ln30_reg_1352_pp0_iter6_reg;
        trunc_ln30_reg_1352_pp0_iter8_reg <= trunc_ln30_reg_1352_pp0_iter7_reg;
        zext_ln23_5_reg_1428_pp0_iter1_reg[2 : 1] <= zext_ln23_5_reg_1428[2 : 1];
        zext_ln23_5_reg_1428_pp0_iter2_reg[2 : 1] <= zext_ln23_5_reg_1428_pp0_iter1_reg[2 : 1];
        zext_ln23_5_reg_1428_pp0_iter3_reg[2 : 1] <= zext_ln23_5_reg_1428_pp0_iter2_reg[2 : 1];
        zext_ln23_5_reg_1428_pp0_iter4_reg[2 : 1] <= zext_ln23_5_reg_1428_pp0_iter3_reg[2 : 1];
        zext_ln23_5_reg_1428_pp0_iter5_reg[2 : 1] <= zext_ln23_5_reg_1428_pp0_iter4_reg[2 : 1];
        zext_ln23_5_reg_1428_pp0_iter6_reg[2 : 1] <= zext_ln23_5_reg_1428_pp0_iter5_reg[2 : 1];
        zext_ln23_5_reg_1428_pp0_iter7_reg[2 : 1] <= zext_ln23_5_reg_1428_pp0_iter6_reg[2 : 1];
        zext_ln23_reg_1404_pp0_iter1_reg[2 : 0] <= zext_ln23_reg_1404[2 : 0];
        zext_ln23_reg_1404_pp0_iter2_reg[2 : 0] <= zext_ln23_reg_1404_pp0_iter1_reg[2 : 0];
        zext_ln23_reg_1404_pp0_iter3_reg[2 : 0] <= zext_ln23_reg_1404_pp0_iter2_reg[2 : 0];
        zext_ln23_reg_1404_pp0_iter4_reg[2 : 0] <= zext_ln23_reg_1404_pp0_iter3_reg[2 : 0];
        zext_ln23_reg_1404_pp0_iter5_reg[2 : 0] <= zext_ln23_reg_1404_pp0_iter4_reg[2 : 0];
        zext_ln23_reg_1404_pp0_iter6_reg[2 : 0] <= zext_ln23_reg_1404_pp0_iter5_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1316_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1316_pp0_iter8_reg == 1'd0)))) begin
        reg_558 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_582_p2 == 1'd0))) begin
        select_ln30_1_reg_1330 <= select_ln30_1_fu_608_p3;
        select_ln30_7_reg_1371 <= select_ln30_7_fu_742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_1316 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sub_ln23_1_reg_1448[10 : 2] <= sub_ln23_1_fu_882_p2[10 : 2];
        zext_ln30_5_reg_1459[4 : 0] <= zext_ln30_5_fu_898_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        tmp_0_0_1_reg_1536 <= grp_fu_500_p2;
        tmp_1_0_1_reg_1562 <= grp_fu_512_p2;
        tmp_1_reg_1557 <= grp_fu_506_p2;
        tmp_2_reg_1531 <= grp_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        tmp_0_0_2_reg_1587 <= grp_fu_494_p2;
        tmp_0_1_reg_1592 <= grp_fu_500_p2;
        tmp_1_0_2_reg_1607 <= grp_fu_506_p2;
        tmp_1_1_reg_1612 <= grp_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_0_1_1_reg_1627_pp0_iter1_reg <= tmp_0_1_1_reg_1627;
        tmp_0_1_1_reg_1627_pp0_iter2_reg <= tmp_0_1_1_reg_1627_pp0_iter1_reg;
        tmp_0_1_2_reg_1632_pp0_iter1_reg <= tmp_0_1_2_reg_1632;
        tmp_0_1_2_reg_1632_pp0_iter2_reg <= tmp_0_1_2_reg_1632_pp0_iter1_reg;
        tmp_0_1_2_reg_1632_pp0_iter3_reg <= tmp_0_1_2_reg_1632_pp0_iter2_reg;
        tmp_1_1_1_reg_1642_pp0_iter1_reg <= tmp_1_1_1_reg_1642;
        tmp_1_1_1_reg_1642_pp0_iter2_reg <= tmp_1_1_1_reg_1642_pp0_iter1_reg;
        tmp_1_1_2_reg_1647_pp0_iter1_reg <= tmp_1_1_2_reg_1647;
        tmp_1_1_2_reg_1647_pp0_iter2_reg <= tmp_1_1_2_reg_1647_pp0_iter1_reg;
        tmp_1_1_2_reg_1647_pp0_iter3_reg <= tmp_1_1_2_reg_1647_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316 == 1'd0))) begin
        tmp_0_2_1_reg_1667 <= grp_fu_500_p2;
        tmp_0_2_reg_1662 <= grp_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln8_reg_1316_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_0_2_2_reg_1687 <= grp_fu_494_p2;
        w_sum_4_reg_1682 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_0_2_2_reg_1687_pp0_iter2_reg <= tmp_0_2_2_reg_1687;
        tmp_0_2_2_reg_1687_pp0_iter3_reg <= tmp_0_2_2_reg_1687_pp0_iter2_reg;
        tmp_0_2_2_reg_1687_pp0_iter4_reg <= tmp_0_2_2_reg_1687_pp0_iter3_reg;
        tmp_0_2_2_reg_1687_pp0_iter5_reg <= tmp_0_2_2_reg_1687_pp0_iter4_reg;
        tmp_0_2_2_reg_1687_pp0_iter6_reg <= tmp_0_2_2_reg_1687_pp0_iter5_reg;
        tmp_1_2_2_reg_1697_pp0_iter2_reg <= tmp_1_2_2_reg_1697;
        tmp_1_2_2_reg_1697_pp0_iter3_reg <= tmp_1_2_2_reg_1697_pp0_iter2_reg;
        tmp_1_2_2_reg_1697_pp0_iter4_reg <= tmp_1_2_2_reg_1697_pp0_iter3_reg;
        tmp_1_2_2_reg_1697_pp0_iter5_reg <= tmp_1_2_2_reg_1697_pp0_iter4_reg;
        tmp_1_2_2_reg_1697_pp0_iter6_reg <= tmp_1_2_2_reg_1697_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_2_1_reg_1677 <= grp_fu_512_p2;
        tmp_1_2_reg_1672 <= grp_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_1_2_2_reg_1697 <= grp_fu_500_p2;
        w_sum_4_1_reg_1692 <= grp_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_1_reg_1797 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316_pp0_iter1_reg == 1'd0))) begin
        w_sum_4_0_0_1_reg_1702 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1316_pp0_iter2_reg == 1'd0))) begin
        w_sum_4_0_0_2_reg_1712 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1316_pp0_iter4_reg == 1'd0))) begin
        w_sum_4_0_1_1_reg_1732 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln8_reg_1316_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_4_0_1_2_reg_1742 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1316_pp0_iter3_reg == 1'd0))) begin
        w_sum_4_0_1_reg_1722 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1316_pp0_iter6_reg == 1'd0))) begin
        w_sum_4_0_2_1_reg_1762 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1316_pp0_iter5_reg == 1'd0))) begin
        w_sum_4_0_2_reg_1752 <= grp_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_1_0_1_reg_1707 <= grp_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_1_0_2_reg_1717 <= grp_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_4_1_1_1_reg_1737 <= grp_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_4_1_1_2_reg_1747 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_1_1_reg_1727 <= grp_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_1_2_1_reg_1767 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_1_2_2_reg_1792 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_1_2_reg_1757 <= grp_fu_490_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_582_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1316 == 1'd0))) begin
        ap_phi_mux_c_0_phi_fu_458_p4 = select_ln30_7_reg_1371;
    end else begin
        ap_phi_mux_c_0_phi_fu_458_p4 = c_0_reg_454;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1316 == 1'd0))) begin
        ap_phi_mux_f_0_0_phi_fu_469_p4 = add_ln14_reg_1652;
    end else begin
        ap_phi_mux_f_0_0_phi_fu_469_p4 = f_0_0_reg_465;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1316 == 1'd0))) begin
        ap_phi_mux_indvar_flatten30_phi_fu_425_p4 = add_ln8_reg_1320;
    end else begin
        ap_phi_mux_indvar_flatten30_phi_fu_425_p4 = indvar_flatten30_reg_421;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1316 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_447_p4 = select_ln11_reg_1657;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_447_p4 = indvar_flatten_reg_443;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1316 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_436_p4 = select_ln30_1_reg_1330;
    end else begin
        ap_phi_mux_r_0_phi_fu_436_p4 = r_0_reg_432;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_bias_address0 = zext_ln23_5_reg_1428_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_bias_address0 = zext_ln23_reg_1404_pp0_iter6_reg;
        end else begin
            conv_1_bias_address0 = 'bx;
        end
    end else begin
        conv_1_bias_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address0 = tmp_40_fu_1118_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address0 = zext_ln23_23_fu_1079_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address0 = tmp_39_fu_1025_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address0 = zext_ln23_20_fu_920_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address0 = zext_ln23_fu_808_p1;
        end else begin
            conv_1_weights_address0 = 'bx;
        end
    end else begin
        conv_1_weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address1 = tmp_42_fu_1126_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address1 = zext_ln23_24_fu_1089_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address1 = zext_ln23_22_fu_1039_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address1 = zext_ln23_21_fu_931_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address1 = zext_ln23_19_fu_823_p1;
        end else begin
            conv_1_weights_address1 = 'bx;
        end
    end else begin
        conv_1_weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address2 = zext_ln23_33_fu_1099_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address2 = tmp_41_fu_1047_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address2 = zext_ln23_30_fu_945_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address2 = zext_ln23_5_fu_834_p1;
        end else begin
            conv_1_weights_address2 = 'bx;
        end
    end else begin
        conv_1_weights_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address3 = zext_ln23_34_fu_1109_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address3 = zext_ln23_32_fu_1061_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address3 = zext_ln23_31_fu_956_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address3 = zext_ln23_29_fu_849_p1;
        end else begin
            conv_1_weights_address3 = 'bx;
        end
    end else begin
        conv_1_weights_address3 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce0 = 1'b1;
    end else begin
        conv_1_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce1 = 1'b1;
    end else begin
        conv_1_weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce2 = 1'b1;
    end else begin
        conv_1_weights_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce3 = 1'b1;
    end else begin
        conv_1_weights_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_0_address0 = zext_ln30_7_fu_1251_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_0_address0 = zext_ln30_6_fu_1184_p1;
        end else begin
            conv_out_0_address0 = 'bx;
        end
    end else begin
        conv_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_0_ce0 = 1'b1;
    end else begin
        conv_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_0_d0 = select_ln29_1_fu_1297_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_0_d0 = select_ln29_fu_1232_p3;
        end else begin
            conv_out_0_d0 = 'bx;
        end
    end else begin
        conv_out_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln30_reg_1352_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_reg_1352_pp0_iter8_reg == 1'd0)))) begin
        conv_out_0_we0 = 1'b1;
    end else begin
        conv_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_1_address0 = zext_ln30_7_fu_1251_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_1_address0 = zext_ln30_6_fu_1184_p1;
        end else begin
            conv_out_1_address0 = 'bx;
        end
    end else begin
        conv_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_ce0 = 1'b1;
    end else begin
        conv_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_1_d0 = select_ln29_1_fu_1297_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_1_d0 = select_ln29_fu_1232_p3;
        end else begin
            conv_out_1_d0 = 'bx;
        end
    end else begin
        conv_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1352_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((trunc_ln30_reg_1352_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_we0 = 1'b1;
    end else begin
        conv_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_476_p0 = w_sum_4_0_1_reg_1722;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_476_p0 = w_sum_4_0_0_2_reg_1712;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_476_p0 = w_sum_4_0_0_1_reg_1702;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_476_p0 = w_sum_4_reg_1682;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_476_p0 = tmp_2_reg_1531;
    end else begin
        grp_fu_476_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_476_p1 = tmp_0_1_1_reg_1627_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_476_p1 = tmp_0_1_reg_1592_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_476_p1 = tmp_0_0_2_reg_1587_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_476_p1 = tmp_0_0_1_reg_1536;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_476_p1 = 32'd0;
    end else begin
        grp_fu_476_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_481_p0 = w_sum_4_1_1_reg_1727;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_481_p0 = w_sum_4_1_0_2_reg_1717;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_481_p0 = w_sum_4_1_0_1_reg_1707;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_481_p0 = w_sum_4_1_reg_1692;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_481_p0 = tmp_1_reg_1557;
    end else begin
        grp_fu_481_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_481_p1 = tmp_1_1_1_reg_1642_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_481_p1 = tmp_1_1_reg_1612_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_481_p1 = tmp_1_0_2_reg_1607_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_481_p1 = tmp_1_0_1_reg_1562;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_481_p1 = 32'd0;
    end else begin
        grp_fu_481_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_486_p0 = reg_558;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_486_p0 = w_sum_4_0_2_1_reg_1762;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_486_p0 = w_sum_4_0_2_reg_1752;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_486_p0 = w_sum_4_0_1_2_reg_1742;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_486_p0 = w_sum_4_0_1_1_reg_1732;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_486_p1 = conv_1_bias_load_reg_1777;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_486_p1 = tmp_0_2_2_reg_1687_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_486_p1 = tmp_0_2_1_reg_1667_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_486_p1 = tmp_0_2_reg_1662_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_486_p1 = tmp_0_1_2_reg_1632_pp0_iter3_reg;
    end else begin
        grp_fu_486_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_490_p0 = w_sum_4_1_2_2_reg_1792;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_490_p0 = w_sum_4_1_2_1_reg_1767;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_490_p0 = w_sum_4_1_2_reg_1757;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_490_p0 = w_sum_4_1_1_2_reg_1747;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_490_p0 = w_sum_4_1_1_1_reg_1737;
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_490_p1 = conv_1_bias_load_1_reg_1787;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_490_p1 = tmp_1_2_2_reg_1697_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_490_p1 = tmp_1_2_1_reg_1677_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_490_p1 = tmp_1_2_reg_1672_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_490_p1 = tmp_1_1_2_reg_1647_pp0_iter3_reg;
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_500_p1 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_500_p1 = input_r_q1;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_519_p0 = w_sum_1_reg_1797;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_519_p0 = grp_fu_486_p2;
        end else begin
            grp_fu_519_p0 = 'bx;
        end
    end else begin
        grp_fu_519_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address0 = zext_ln23_14_fu_1114_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address0 = sext_ln23_fu_1066_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address0 = zext_ln23_11_fu_998_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address0 = zext_ln23_12_fu_906_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address0 = zext_ln23_8_fu_760_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address1 = sext_ln23_1_fu_1070_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address1 = zext_ln23_13_fu_1012_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address1 = zext_ln23_9_fu_893_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address1 = zext_ln23_10_fu_789_p1;
        end else begin
            input_r_address1 = 'bx;
        end
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_582_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_582_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_854_p2 = (ap_phi_mux_indvar_flatten_phi_fu_447_p4 + 7'd1);

assign add_ln14_fu_1134_p2 = (select_ln30_6_reg_1361 + 3'd2);

assign add_ln23_10_fu_1003_p2 = (sub_ln23_2_fu_983_p2 + zext_ln30_4_reg_1388);

assign add_ln23_11_fu_794_p2 = (5'd3 + select_ln30_fu_600_p3);

assign add_ln23_12_fu_901_p2 = (sub_ln23_reg_1335 + zext_ln30_5_fu_898_p1);

assign add_ln23_13_fu_1008_p2 = (sub_ln23_1_reg_1448 + zext_ln30_5_reg_1459);

assign add_ln23_14_fu_1017_p2 = (sub_ln23_2_fu_983_p2 + zext_ln30_5_reg_1459);

assign add_ln23_15_fu_817_p2 = (4'd6 + zext_ln23_18_fu_813_p1);

assign add_ln23_16_fu_914_p2 = (5'd12 + zext_ln23_17_fu_911_p1);

assign add_ln23_17_fu_925_p2 = ($signed(5'd18) + $signed(zext_ln23_17_fu_911_p1));

assign add_ln23_18_fu_1033_p2 = (6'd30 + zext_ln23_16_fu_1022_p1);

assign add_ln23_19_fu_1074_p2 = ($signed(6'd36) + $signed(zext_ln23_16_reg_1515));

assign add_ln23_1_fu_576_p2 = (ap_phi_mux_c_0_phi_fu_458_p4 + 5'd2);

assign add_ln23_20_fu_1084_p2 = ($signed(6'd42) + $signed(zext_ln23_16_reg_1515));

assign add_ln23_21_fu_843_p2 = (4'd6 + zext_ln23_28_fu_839_p1);

assign add_ln23_22_fu_939_p2 = (5'd12 + zext_ln23_27_fu_936_p1);

assign add_ln23_23_fu_950_p2 = ($signed(5'd18) + $signed(zext_ln23_27_fu_936_p1));

assign add_ln23_24_fu_1055_p2 = (6'd30 + zext_ln23_26_fu_1044_p1);

assign add_ln23_25_fu_1094_p2 = ($signed(6'd36) + $signed(zext_ln23_26_reg_1541));

assign add_ln23_26_fu_1104_p2 = ($signed(6'd42) + $signed(zext_ln23_26_reg_1541));

assign add_ln23_3_fu_722_p2 = (5'd1 + select_ln30_fu_600_p3);

assign add_ln23_4_fu_754_p2 = (sub_ln23_fu_640_p2 + zext_ln30_2_fu_750_p1);

assign add_ln23_5_fu_888_p2 = (sub_ln23_1_fu_882_p2 + zext_ln30_2_reg_1377);

assign add_ln23_6_fu_989_p2 = (sub_ln23_2_fu_983_p2 + zext_ln30_2_reg_1377);

assign add_ln23_7_fu_765_p2 = (5'd2 + select_ln30_fu_600_p3);

assign add_ln23_8_fu_783_p2 = (sub_ln23_fu_640_p2 + zext_ln30_4_fu_779_p1);

assign add_ln23_9_fu_994_p2 = (sub_ln23_1_reg_1448 + zext_ln30_4_reg_1388);

assign add_ln23_fu_646_p2 = (5'd2 + ap_phi_mux_r_0_phi_fu_436_p4);

assign add_ln30_2_fu_1178_p2 = (sub_ln30_fu_1169_p2 + zext_ln23_15_fu_1175_p1);

assign add_ln30_3_fu_1245_p2 = (zext_ln23_25_fu_1242_p1 + sub_ln30_fu_1169_p2);

assign add_ln30_fu_668_p2 = (ap_phi_mux_r_0_phi_fu_436_p4 + select_ln30_3_fu_660_p3);

assign add_ln8_fu_588_p2 = (ap_phi_mux_indvar_flatten30_phi_fu_425_p4 + 11'd1);

assign and_ln29_13_fu_1291_p2 = (or_ln29_13_fu_1285_p2 & grp_fu_519_p2);

assign and_ln29_fu_1226_p2 = (or_ln29_fu_1220_p2 & grp_fu_519_p2);

assign and_ln30_fu_716_p2 = (xor_ln30_fu_704_p2 & icmp_ln14_fu_710_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_13_fu_1256_p1 = w_sum_1_reg_1797;

assign bitcast_ln29_fu_1190_p1 = reg_558;

assign c_fu_570_p2 = (ap_phi_mux_c_0_phi_fu_458_p4 + 5'd1);

assign grp_fu_1306_p0 = 9'd26;

assign grp_fu_1306_p1 = grp_fu_1306_p10;

assign grp_fu_1306_p10 = tmp_31_reg_1356_pp0_iter8_reg;

assign grp_fu_1306_p2 = grp_fu_1306_p20;

assign grp_fu_1306_p20 = select_ln30_7_reg_1371_pp0_iter8_reg;

assign icmp_ln11_fu_594_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_447_p4 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_710_p2 = ((ap_phi_mux_f_0_0_phi_fu_469_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_1214_p2 = ((trunc_ln29_fu_1204_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_1273_p2 = ((tmp_26_fu_1259_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_1279_p2 = ((trunc_ln29_13_fu_1269_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_1208_p2 = ((tmp_s_fu_1194_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_582_p2 = ((ap_phi_mux_indvar_flatten30_phi_fu_425_p4 == 11'd2028) ? 1'b1 : 1'b0);

assign or_ln14_fu_828_p2 = (select_ln30_6_fu_734_p3 | 3'd1);

assign or_ln29_13_fu_1285_p2 = (icmp_ln29_29_fu_1279_p2 | icmp_ln29_28_fu_1273_p2);

assign or_ln29_fu_1220_p2 = (icmp_ln29_fu_1208_p2 | icmp_ln29_27_fu_1214_p2);

assign or_ln30_fu_728_p2 = (icmp_ln11_fu_594_p2 | and_ln30_fu_716_p2);

assign p_shl_cast_fu_1151_p3 = {{grp_fu_1306_p3}, {3'd0}};

assign r_fu_564_p2 = (ap_phi_mux_r_0_phi_fu_436_p4 + 5'd1);

assign select_ln11_fu_1139_p3 = ((icmp_ln11_reg_1325[0:0] === 1'b1) ? 7'd1 : add_ln11_reg_1443);

assign select_ln29_1_fu_1297_p3 = ((and_ln29_13_fu_1291_p2[0:0] === 1'b1) ? w_sum_1_reg_1797 : 32'd0);

assign select_ln29_fu_1232_p3 = ((and_ln29_fu_1226_p2[0:0] === 1'b1) ? reg_558 : 32'd0);

assign select_ln30_1_fu_608_p3 = ((icmp_ln11_fu_594_p2[0:0] === 1'b1) ? r_fu_564_p2 : ap_phi_mux_r_0_phi_fu_436_p4);

assign select_ln30_2_fu_652_p3 = ((icmp_ln11_fu_594_p2[0:0] === 1'b1) ? add_ln23_fu_646_p2 : r_fu_564_p2);

assign select_ln30_3_fu_660_p3 = ((icmp_ln11_fu_594_p2[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln30_4_fu_688_p3 = ((icmp_ln11_fu_594_p2[0:0] === 1'b1) ? 5'd1 : c_fu_570_p2);

assign select_ln30_5_fu_696_p3 = ((icmp_ln11_fu_594_p2[0:0] === 1'b1) ? 5'd2 : add_ln23_1_fu_576_p2);

assign select_ln30_6_fu_734_p3 = ((or_ln30_fu_728_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_f_0_0_phi_fu_469_p4);

assign select_ln30_7_fu_742_p3 = ((and_ln30_fu_716_p2[0:0] === 1'b1) ? add_ln23_3_fu_722_p2 : select_ln30_fu_600_p3);

assign select_ln30_8_fu_771_p3 = ((and_ln30_fu_716_p2[0:0] === 1'b1) ? add_ln23_7_fu_765_p2 : select_ln30_4_fu_688_p3);

assign select_ln30_9_fu_800_p3 = ((and_ln30_fu_716_p2[0:0] === 1'b1) ? add_ln23_11_fu_794_p2 : select_ln30_5_fu_696_p3);

assign select_ln30_fu_600_p3 = ((icmp_ln11_fu_594_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_458_p4);

assign sext_ln23_1_fu_1070_p1 = $signed(add_ln23_10_reg_1500);

assign sext_ln23_fu_1066_p1 = $signed(add_ln23_6_reg_1490);

assign sub_ln23_1_fu_882_p2 = (zext_ln23_3_fu_867_p1 - zext_ln23_4_fu_878_p1);

assign sub_ln23_2_fu_983_p2 = (zext_ln23_6_fu_968_p1 - zext_ln23_7_fu_979_p1);

assign sub_ln23_fu_640_p2 = (zext_ln23_1_fu_624_p1 - zext_ln23_2_fu_636_p1);

assign sub_ln30_fu_1169_p2 = (p_shl_cast_fu_1151_p3 - zext_ln30_3_fu_1165_p1);

assign tmp_26_fu_1259_p4 = {{bitcast_ln29_13_fu_1256_p1[30:23]}};

assign tmp_28_fu_628_p3 = {{select_ln30_1_fu_608_p3}, {2'd0}};

assign tmp_29_fu_860_p3 = {{select_ln30_2_reg_1340}, {5'd0}};

assign tmp_30_fu_871_p3 = {{select_ln30_2_reg_1340}, {2'd0}};

assign tmp_32_fu_1158_p3 = {{grp_fu_1306_p3}, {1'd0}};

assign tmp_37_fu_961_p3 = {{add_ln30_reg_1346}, {5'd0}};

assign tmp_38_fu_972_p3 = {{add_ln30_reg_1346}, {2'd0}};

assign tmp_39_fu_1025_p3 = {{61'd3}, {select_ln30_6_reg_1361}};

assign tmp_40_fu_1118_p3 = {{61'd6}, {select_ln30_6_reg_1361}};

assign tmp_41_fu_1047_p3 = {{61'd3}, {or_ln14_reg_1419}};

assign tmp_42_fu_1126_p3 = {{61'd6}, {or_ln14_reg_1419}};

assign tmp_fu_616_p3 = {{select_ln30_1_fu_608_p3}, {5'd0}};

assign tmp_s_fu_1194_p4 = {{bitcast_ln29_fu_1190_p1[30:23]}};

assign trunc_ln29_13_fu_1269_p1 = bitcast_ln29_13_fu_1256_p1[22:0];

assign trunc_ln29_fu_1204_p1 = bitcast_ln29_fu_1190_p1[22:0];

assign trunc_ln30_fu_674_p1 = select_ln30_1_fu_608_p3[0:0];

assign xor_ln30_fu_704_p2 = (icmp_ln11_fu_594_p2 ^ 1'd1);

assign zext_ln23_10_fu_789_p1 = add_ln23_8_fu_783_p2;

assign zext_ln23_11_fu_998_p1 = add_ln23_9_fu_994_p2;

assign zext_ln23_12_fu_906_p1 = add_ln23_12_fu_901_p2;

assign zext_ln23_13_fu_1012_p1 = add_ln23_13_fu_1008_p2;

assign zext_ln23_14_fu_1114_p1 = add_ln23_14_reg_1510;

assign zext_ln23_15_fu_1175_p1 = select_ln30_6_reg_1361_pp0_iter8_reg;

assign zext_ln23_16_fu_1022_p1 = select_ln30_6_reg_1361;

assign zext_ln23_17_fu_911_p1 = select_ln30_6_reg_1361;

assign zext_ln23_18_fu_813_p1 = select_ln30_6_fu_734_p3;

assign zext_ln23_19_fu_823_p1 = add_ln23_15_fu_817_p2;

assign zext_ln23_1_fu_624_p1 = tmp_fu_616_p3;

assign zext_ln23_20_fu_920_p1 = add_ln23_16_fu_914_p2;

assign zext_ln23_21_fu_931_p1 = add_ln23_17_fu_925_p2;

assign zext_ln23_22_fu_1039_p1 = add_ln23_18_fu_1033_p2;

assign zext_ln23_23_fu_1079_p1 = add_ln23_19_fu_1074_p2;

assign zext_ln23_24_fu_1089_p1 = add_ln23_20_fu_1084_p2;

assign zext_ln23_25_fu_1242_p1 = or_ln14_reg_1419_pp0_iter8_reg;

assign zext_ln23_26_fu_1044_p1 = or_ln14_reg_1419;

assign zext_ln23_27_fu_936_p1 = or_ln14_reg_1419;

assign zext_ln23_28_fu_839_p1 = or_ln14_fu_828_p2;

assign zext_ln23_29_fu_849_p1 = add_ln23_21_fu_843_p2;

assign zext_ln23_2_fu_636_p1 = tmp_28_fu_628_p3;

assign zext_ln23_30_fu_945_p1 = add_ln23_22_fu_939_p2;

assign zext_ln23_31_fu_956_p1 = add_ln23_23_fu_950_p2;

assign zext_ln23_32_fu_1061_p1 = add_ln23_24_fu_1055_p2;

assign zext_ln23_33_fu_1099_p1 = add_ln23_25_fu_1094_p2;

assign zext_ln23_34_fu_1109_p1 = add_ln23_26_fu_1104_p2;

assign zext_ln23_3_fu_867_p1 = tmp_29_fu_860_p3;

assign zext_ln23_4_fu_878_p1 = tmp_30_fu_871_p3;

assign zext_ln23_5_fu_834_p1 = or_ln14_fu_828_p2;

assign zext_ln23_6_fu_968_p1 = tmp_37_fu_961_p3;

assign zext_ln23_7_fu_979_p1 = tmp_38_fu_972_p3;

assign zext_ln23_8_fu_760_p1 = add_ln23_4_fu_754_p2;

assign zext_ln23_9_fu_893_p1 = add_ln23_5_fu_888_p2;

assign zext_ln23_fu_808_p1 = select_ln30_6_fu_734_p3;

assign zext_ln30_2_fu_750_p1 = select_ln30_7_fu_742_p3;

assign zext_ln30_3_fu_1165_p1 = tmp_32_fu_1158_p3;

assign zext_ln30_4_fu_779_p1 = select_ln30_8_fu_771_p3;

assign zext_ln30_5_fu_898_p1 = select_ln30_9_reg_1399;

assign zext_ln30_6_fu_1184_p1 = add_ln30_2_fu_1178_p2;

assign zext_ln30_7_fu_1251_p1 = add_ln30_3_reg_1804;

always @ (posedge ap_clk) begin
    sub_ln23_reg_1335[1:0] <= 2'b00;
    zext_ln30_2_reg_1377[10:5] <= 6'b000000;
    zext_ln30_4_reg_1388[10:5] <= 6'b000000;
    zext_ln23_reg_1404[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1404_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1404_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1404_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1404_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1404_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1404_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    or_ln14_reg_1419[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter1_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter2_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter3_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter4_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter5_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter6_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter7_reg[0] <= 1'b1;
    or_ln14_reg_1419_pp0_iter8_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428[0] <= 1'b1;
    zext_ln23_5_reg_1428[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter1_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter2_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter3_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter4_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter5_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter6_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1428_pp0_iter7_reg[0] <= 1'b1;
    zext_ln23_5_reg_1428_pp0_iter7_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    sub_ln23_1_reg_1448[1:0] <= 2'b00;
    zext_ln30_5_reg_1459[10:5] <= 6'b000000;
    zext_ln23_16_reg_1515[5:3] <= 3'b000;
    zext_ln23_26_reg_1541[0] <= 1'b1;
    zext_ln23_26_reg_1541[5:3] <= 3'b000;
    add_ln30_3_reg_1804[0] <= 1'b1;
end

endmodule //conv_1
