# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sim_CPU_func_synth.v" \
"../../../../../pipeline_CPU.srcs/sim_1/new/sim_CPU.v" \

# Do not sort compile order
nosort
