/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [20:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  reg [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [21:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [10:0] celloutsig_0_65z;
  wire [7:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_88z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire [6:0] celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_46z ? celloutsig_0_5z[0] : celloutsig_0_27z[8];
  assign celloutsig_0_42z = ~(celloutsig_0_2z & celloutsig_0_32z[7]);
  assign celloutsig_0_13z = ~(celloutsig_0_9z & celloutsig_0_7z);
  assign celloutsig_0_28z = ~(celloutsig_0_22z & celloutsig_0_15z[3]);
  assign celloutsig_0_48z = ~((celloutsig_0_25z | celloutsig_0_10z[7]) & celloutsig_0_24z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z[3] | celloutsig_1_1z[4]) & celloutsig_1_4z[10]);
  assign celloutsig_0_22z = ~((celloutsig_0_6z | celloutsig_0_21z[5]) & celloutsig_0_9z);
  assign celloutsig_0_46z = celloutsig_0_5z[6] | celloutsig_0_9z;
  assign celloutsig_0_7z = celloutsig_0_2z | celloutsig_0_4z;
  assign celloutsig_0_23z = celloutsig_0_17z[5] | celloutsig_0_10z[3];
  assign celloutsig_0_1z = in_data[28] ^ in_data[83];
  assign celloutsig_0_2z = celloutsig_0_0z[0] ^ in_data[42];
  assign celloutsig_0_20z = celloutsig_0_0z + { celloutsig_0_18z[9:8], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_0z, celloutsig_0_8z } + { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_39z = celloutsig_0_18z[6:4] & { in_data[4], celloutsig_0_23z, celloutsig_0_14z };
  assign celloutsig_0_52z = { celloutsig_0_31z[7:3], celloutsig_0_2z } & { celloutsig_0_5z[6:2], celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_3z[7:1] & celloutsig_0_3z[7:1];
  assign celloutsig_0_10z = { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z } & { celloutsig_0_0z[3:0], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z } & { celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_5z[4:1] & celloutsig_0_10z[3:0];
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z } & { in_data[8:7], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_20z[4:1], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_22z } & { celloutsig_0_11z[2:0], celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_34z[10:5] === celloutsig_0_20z[6:1];
  assign celloutsig_0_35z = { celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_20z } >= in_data[77:57];
  assign celloutsig_0_9z = { celloutsig_0_5z[6:1], celloutsig_0_8z } >= { celloutsig_0_0z[4:3], celloutsig_0_3z };
  assign celloutsig_0_93z = { celloutsig_0_20z[6:2], celloutsig_0_52z, celloutsig_0_17z } >= { celloutsig_0_45z[3:2], celloutsig_0_41z, celloutsig_0_69z, celloutsig_0_88z };
  assign celloutsig_1_12z = { celloutsig_1_1z[4:2], celloutsig_1_3z, celloutsig_1_6z } >= in_data[151:147];
  assign celloutsig_1_13z = { celloutsig_1_2z[9:6], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z } >= { celloutsig_1_11z[3], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_18z[11:7], celloutsig_1_8z, celloutsig_1_13z } >= in_data[147:138];
  assign celloutsig_0_25z = { celloutsig_0_19z[14:3], celloutsig_0_2z } >= celloutsig_0_19z[15:3];
  assign celloutsig_0_4z = { celloutsig_0_3z[3:0], celloutsig_0_1z } <= { celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_7z } <= { celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_63z = celloutsig_0_44z[11:8] || { celloutsig_0_18z[10:9], celloutsig_0_2z, celloutsig_0_53z };
  assign celloutsig_1_3z = celloutsig_1_2z[6:1] || celloutsig_1_2z[7:2];
  assign celloutsig_1_6z = celloutsig_1_1z[7:0] || celloutsig_1_4z[11:4];
  assign celloutsig_0_24z = celloutsig_0_3z || { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_38z = celloutsig_0_5z[5] & ~(celloutsig_0_2z);
  assign celloutsig_1_10z = celloutsig_1_7z & ~(celloutsig_1_4z[3]);
  assign celloutsig_0_62z = celloutsig_0_43z[10:6] % { 1'h1, celloutsig_0_52z[4:1] };
  assign celloutsig_0_65z = { celloutsig_0_0z[2], celloutsig_0_63z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_62z } % { 1'h1, celloutsig_0_18z[9:1], celloutsig_0_35z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[2:1], in_data[0] };
  assign celloutsig_1_0z = in_data[188:179] % { 1'h1, in_data[125:117] };
  assign celloutsig_1_2z = in_data[117:106] % { 1'h1, in_data[186:176] };
  assign celloutsig_1_4z = { celloutsig_1_2z[10], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, in_data[129:127], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_8z[3:2], celloutsig_0_2z } % { 1'h1, in_data[71:70] };
  assign celloutsig_0_26z = { in_data[26:22], celloutsig_0_16z, celloutsig_0_8z } % { 1'h1, celloutsig_0_16z[2:0], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_41z = celloutsig_0_20z[6:2] != celloutsig_0_19z[10:6];
  assign celloutsig_0_49z = { celloutsig_0_3z[4], celloutsig_0_20z } != { celloutsig_0_26z[8:2], celloutsig_0_7z };
  assign celloutsig_0_6z = { in_data[89:83], celloutsig_0_0z, celloutsig_0_0z } != { in_data[73:60], celloutsig_0_5z };
  assign celloutsig_0_94z = - { celloutsig_0_65z[10:5], celloutsig_0_93z };
  assign celloutsig_1_9z = - { celloutsig_1_4z[4:1], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_11z = - { celloutsig_0_5z[5:3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_21z = - in_data[67:53];
  assign celloutsig_0_88z = { celloutsig_0_30z[6:2], celloutsig_0_23z } | celloutsig_0_75z[7:2];
  assign celloutsig_0_75z = { celloutsig_0_29z[7:4], celloutsig_0_49z, celloutsig_0_15z } >> { celloutsig_0_32z[5:1], celloutsig_0_39z, celloutsig_0_28z, celloutsig_0_40z };
  assign celloutsig_1_1z = in_data[116:108] >> celloutsig_1_0z[9:1];
  assign celloutsig_1_11z = in_data[186:169] >> in_data[174:157];
  assign celloutsig_1_18z = { celloutsig_1_8z[2], celloutsig_1_3z, celloutsig_1_9z } >> celloutsig_1_11z[17:1];
  assign celloutsig_0_3z = { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } <<< { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z } <<< { celloutsig_0_17z[3:0], celloutsig_0_10z };
  assign celloutsig_0_44z = celloutsig_0_26z[12:1] >>> { celloutsig_0_30z[19:10], celloutsig_0_23z, celloutsig_0_4z };
  assign celloutsig_0_45z = { celloutsig_0_18z[7:0], celloutsig_0_35z, celloutsig_0_7z } >>> celloutsig_0_27z[10:1];
  assign celloutsig_0_69z = celloutsig_0_32z[9:2] >>> { celloutsig_0_20z[6:1], celloutsig_0_48z, celloutsig_0_49z };
  assign celloutsig_0_17z = celloutsig_0_5z[5:0] >>> { celloutsig_0_10z[7:6], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_29z[9:0] >>> { celloutsig_0_21z[6], celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_0_32z = celloutsig_0_19z[11:0] >>> { celloutsig_0_26z[8:3], celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_43z = { celloutsig_0_17z[2:0], celloutsig_0_27z, celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_22z } ~^ { celloutsig_0_10z[6:0], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_42z };
  assign celloutsig_1_8z = celloutsig_1_2z[3:0] ~^ celloutsig_1_4z[6:3];
  assign celloutsig_0_29z = { celloutsig_0_20z[4:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_4z } ~^ { celloutsig_0_18z[11:3], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_28z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[93:87];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_34z = 12'h000;
    else if (!clkin_data[32]) celloutsig_0_34z = { celloutsig_0_21z[2:0], celloutsig_0_10z, celloutsig_0_28z };
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_5z = { in_data[123:118], celloutsig_1_3z };
  assign { out_data[144:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
